From mboxrd@z Thu Jan  1 00:00:00 1970
From: Bin Meng <bmeng.cn@gmail.com>
Date: Mon, 1 Apr 2019 11:22:00 +0800
Subject: [U-Boot] [RESEND PATCHv4 1/9] armv8: fsl-layerscpae: correct
 the PCIe controllers' region size
In-Reply-To: <20190325022546.38427-2-Zhiqiang.Hou@nxp.com>
References: <20190325022546.38427-1-Zhiqiang.Hou@nxp.com>
 <20190325022546.38427-2-Zhiqiang.Hou@nxp.com>
Message-ID: <CAEUhbmU-d_fYLOOjqZtcGnFXiHkJi5sSLYQ=wLmuksnsyaL7HA@mail.gmail.com>
List-Id: <u-boot.lists.denx.de>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
To: u-boot@lists.denx.de

On Mon, Mar 25, 2019 at 10:24 AM Z.q. Hou <zhiqiang.hou@nxp.com> wrote:
>
> From: Hou Zhiqiang <Zhiqiang.Hou@nxp.com>
>
> The LS2080A has 8GB region for each PCIe controller, while the
> other platforms have 32GB.
>
> Signed-off-by: Hou Zhiqiang <Zhiqiang.Hou@nxp.com>
> ---
> V4:
>  - No change
>
>  arch/arm/include/asm/arch-fsl-layerscape/cpu.h | 7 +++++++
>  1 file changed, 7 insertions(+)
>

Reviewed-by: Bin Meng <bmeng.cn@gmail.com>