From: Bin Meng <bmeng.cn@gmail.com>
To: u-boot@lists.denx.de
Subject: [U-Boot] [PATCH 1/9] riscv: ax25: Create a simple-bus driver for the soc node
Date: Thu, 21 Mar 2019 15:01:13 +0800 [thread overview]
Message-ID: <CAEUhbmUuT6mBDo3Jj71+Tuora76RCwW=Jcq-Udw-bDTN0QwJaQ@mail.gmail.com> (raw)
In-Reply-To: <CAN5B=e+E1e7a1uScDgUsEVZzOKAnqRk=TE5OwWQ7a21_9TsABA@mail.gmail.com>
Hi Rick,
On Thu, Mar 21, 2019 at 2:49 PM Rick Chen <rickchen36@gmail.com> wrote:
>
> Hi Bin
>
> Bin Meng <bmeng.cn@gmail.com> 於 2019年3月20日 週三 下午3:22寫道：
> >
> > Hi Rick,
> >
> > On Tue, Mar 19, 2019 at 5:11 PM Andes <uboot@andestech.com> wrote:
> > >
> > > From: Rick Chen <rick@andestech.com>
> > >
> > > To enumerate devices on the /soc/ node, create a "simple-bus"
> > > driver to match "andestech,riscv-ae350-soc".
> > >
> >
> > Could we change the /soc/ node compatible string to "simple-bus"
> > instead? The QEMU 'virt' created a bad example and we should stop the
> > contamination.
> >
>
> Do you mean change the
> .compatible = "andestech,riscv-ae350-soc",
> as "simple-bus" ???
Yes, I mean changing the /soc/ node compatible string in
arch/riscv/dts/ae350_{32,64}.dts to "simpble-bus".
>
> I don't understand it.
> Can you explain more clearly
>
Regards,
Bin
next prev parent reply other threads:[~2019-03-21 7:01 UTC|newest]
Thread overview: 38+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-03-19 9:07 [U-Boot] [PATCH 0/9] AE350 SMP support RISC-V Andes
2019-03-19 9:07 ` [U-Boot] [PATCH 1/9] riscv: ax25: Create a simple-bus driver for the soc node Andes
2019-03-20 7:22 ` Bin Meng
2019-03-21 6:49 ` Rick Chen
2019-03-21 7:01 ` Bin Meng [this message]
2019-03-21 8:28 ` Rick Chen
2019-03-21 8:49 ` Bin Meng
2019-03-21 9:01 ` Rick Chen
2019-03-21 9:16 ` Bin Meng
2019-04-10 9:05 ` Rick Chen
2019-04-10 9:21 ` Auer, Lukas
2019-04-10 9:30 ` Rick Chen
2019-03-19 9:07 ` [U-Boot] [PATCH 2/9] riscv: Add a SYSCON driver for Andestech's PLIC Andes
2019-03-20 7:22 ` Bin Meng
2019-03-21 7:04 ` Rick Chen
2019-03-21 7:32 ` Bin Meng
2019-03-21 8:39 ` Rick Chen
2019-03-21 16:24 ` Troy Benjegerdes
2019-03-19 9:07 ` [U-Boot] [PATCH 3/9] riscv: Add a SYSCON driver for Andestech's PLMT Andes
2019-03-20 7:22 ` Bin Meng
2019-03-21 8:41 ` Rick Chen
2019-03-19 9:07 ` [U-Boot] [PATCH 4/9] riscv: ae350: initialize PLIC Andes
2019-03-19 9:07 ` [U-Boot] [PATCH 5/9] riscv: ae350: disable ATCPIT100 timer Andes
2019-03-20 7:22 ` Bin Meng
2019-03-19 9:07 ` [U-Boot] [PATCH 6/9] riscv: ax25: Add platform-specific Kconfig options Andes
2019-03-20 7:22 ` Bin Meng
2019-03-19 9:07 ` [U-Boot] [PATCH 7/9] riscv: ax25: Andes specific cache shall only support in M-mode Andes
2019-03-20 7:22 ` Bin Meng
2019-03-21 8:42 ` Rick Chen
2019-03-19 9:07 ` [U-Boot] [PATCH 8/9] riscv: dts: ae350 support SMP Andes
2019-03-20 7:22 ` Bin Meng
2019-03-21 8:51 ` Rick Chen
2019-03-21 9:15 ` Bin Meng
2019-03-21 9:38 ` Rick Chen
2019-03-21 10:12 ` Bin Meng
2019-03-21 10:16 ` Rick Chen
2019-03-19 9:07 ` [U-Boot] [PATCH 9/9] riscv: ae350: enable SMP Andes
2019-03-20 7:22 ` Bin Meng
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to='CAEUhbmUuT6mBDo3Jj71+Tuora76RCwW=Jcq-Udw-bDTN0QwJaQ@mail.gmail.com' \
--to=bmeng.cn@gmail.com \
--cc=u-boot@lists.denx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.