From mboxrd@z Thu Jan  1 00:00:00 1970
From: Bin Meng <bmeng.cn@gmail.com>
Date: Sun, 8 Dec 2019 12:26:37 +0800
Subject: [PATCH v6 075/102] spi: ich: Add TPL support
In-Reply-To: <CAEUhbmWUd2=piKXrh7ttQyZ2jkLvf1ZngYDdbOL+uHsCE0fVkQ@mail.gmail.com>
References: <20191207044315.51770-1-sjg@chromium.org>
 <20191206213936.v6.75.Iba43641899bae5ff03a0e22d967fb6e0d3ef0bb0@changeid>
 <CAEUhbmWUd2=piKXrh7ttQyZ2jkLvf1ZngYDdbOL+uHsCE0fVkQ@mail.gmail.com>
Message-ID: <CAEUhbmVg1omaTpnzqnvA3-b112iMZdhfNAC=EMa3h3++BJqmsg@mail.gmail.com>
List-Id: <u-boot.lists.denx.de>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
To: u-boot@lists.denx.de

On Sun, Dec 8, 2019 at 11:58 AM Bin Meng <bmeng.cn@gmail.com> wrote:
>
> On Sat, Dec 7, 2019 at 12:52 PM Simon Glass <sjg@chromium.org> wrote:
> >
> > In TPL we want to reduce code size and support running with CONFIG_PCI
> > disabled. Add special code to handle this using a fixed BAR programmed
> > into the SPI on boot. Also cache the SPI flash to speed up boot.
> >
> > Signed-off-by: Simon Glass <sjg@chromium.org>
> >
> > ---
> >
> > Changes in v6:
> > - Add a comment about why we should not use MTRR_TYPE_WRBACK
> > - Use SZ_4G instead of open-coding the size value
> >
> > Changes in v5: None
> > Changes in v4: None
> > Changes in v3: None
> > Changes in v2: None
> >
>
> Reviewed-by: Bin Meng <bmeng.cn@gmail.com>

applied to u-boot-x86/next, thanks!