From mboxrd@z Thu Jan  1 00:00:00 1970
From: David Abdurachmanov <david.abdurachmanov@gmail.com>
Date: Tue, 23 Jul 2019 20:14:43 +0300
Subject: [U-Boot] [PATCH v10 3/4] riscv: sifive: fu540: Sync-up config
 header with RISC-V QEMU support
In-Reply-To: <20190722073732.2616-4-anup.patel@wdc.com>
References: <20190722073732.2616-1-anup.patel@wdc.com>
 <20190722073732.2616-4-anup.patel@wdc.com>
Message-ID: <CAEn-LTookYiCiQiVhO-sFkSuHBEwo4Kbu49q34GKJAiPkyF1NA@mail.gmail.com>
List-Id: <u-boot.lists.denx.de>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
To: u-boot@lists.denx.de

On Mon, Jul 22, 2019 at 10:48 AM Anup Patel <Anup.Patel@wdc.com> wrote:
>
> We typically use same set of distro images (yocto, debian, fedora, etc.)
> on both QEMU RISC-V virt machine and SiFive Unleashed board.
>
> With growing kernel and ramdisk images, we need to re-adjust default
> U-Boot environment variables. The config header for QEMU RISC-V virt
> machine has been already updated to handle bigger kernel and ramdisk
> images hence this patch updates SiFive FU540 config header accordingly.
>
> Signed-off-by: Anup Patel <anup.patel@wdc.com>
> ---

Reviewed-by: David Abdurachmanov <david.abdurachmanov@sifive.com>
Tested-by: David Abdurachmanov <david.abdurachmanov@sifive.com>