From: Peter Maydell <peter.maydell@linaro.org>
To: Paul Zimmerman <pauldzim@gmail.com>,
Damien Hedde <damien.hedde@greensocs.com>
Cc: "QEMU Developers" <qemu-devel@nongnu.org>,
"Stefan Hajnoczi" <stefanha@gmail.com>,
"John Snow" <jsnow@redhat.com>,
"Gerd Hoffmann" <kraxel@redhat.com>,
"Philippe Mathieu-Daudé" <f4bug@amsat.org>
Subject: Re: [PATCH v5 4/7] dwc-hsotg (dwc2) USB host controller emulation
Date: Wed, 20 May 2020 14:18:11 +0100 [thread overview]
Message-ID: <CAFEAcA_SVkgtr959SGKCgdFHX15pq-bkHXbF5RvMJXhVgBfb0Q@mail.gmail.com> (raw)
In-Reply-To: <CADBGO79puzxx8dC2_kxe0eGJ34fn=DwwgNfL9xSBt=dQvEcOUw@mail.gmail.com>
On Wed, 20 May 2020 at 06:49, Paul Zimmerman <pauldzim@gmail.com> wrote:
> Is there a tree somewhere that has a working example of a
> three-phase reset? I did a 'git grep' on the master branch and didn't
> find any code that is actually using it. I tried to implement it from
> the example in reset.rst, but I'm getting a segfault on the first line in
> resettable_class_set_parent_phases() that I'm having trouble figuring
> out.
Hmm, I thought we'd committed a change of a device to use the new
mechanism along with the actual implementation but I can't see it
now. Damien, what's the status with getting Xilinx devices to use the
3-phase reset API?
thanks
-- PMM
next prev parent reply other threads:[~2020-05-20 13:19 UTC|newest]
Thread overview: 22+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-05-12 6:48 [PATCH v5 0/7] dwc-hsotg (aka dwc2) USB host controller emulation Paul Zimmerman
2020-05-12 6:48 ` [PATCH v5 1/7] raspi: add BCM2835 SOC MPHI emulation Paul Zimmerman
2020-05-15 8:10 ` Philippe Mathieu-Daudé
2020-05-15 9:19 ` Paul Zimmerman
2020-05-18 15:14 ` Peter Maydell
2020-05-12 6:48 ` [PATCH v5 2/7] dwc-hsotg (dwc2) USB host controller register definitions Paul Zimmerman
2020-05-15 8:07 ` Philippe Mathieu-Daudé
2020-05-15 8:40 ` Gerd Hoffmann
2020-05-12 6:48 ` [PATCH v5 3/7] dwc-hsotg (dwc2) USB host controller state definitions Paul Zimmerman
2020-05-12 6:48 ` [PATCH v5 4/7] dwc-hsotg (dwc2) USB host controller emulation Paul Zimmerman
2020-05-18 15:34 ` Peter Maydell
2020-05-20 5:48 ` Paul Zimmerman
2020-05-20 13:18 ` Peter Maydell [this message]
2020-05-20 21:24 ` Paul Zimmerman
2020-05-26 7:00 ` Damien Hedde
2020-05-12 6:48 ` [PATCH v5 5/7] usb: add short-packet handling to usb-storage driver Paul Zimmerman
2020-05-12 6:48 ` [PATCH v5 6/7] wire in the dwc-hsotg (dwc2) USB host controller emulation Paul Zimmerman
2020-05-12 6:49 ` [PATCH v5 7/7] raspi2 acceptance test: add test for dwc-hsotg (dwc2) USB host Paul Zimmerman
2020-05-12 7:43 ` [PATCH v5 0/7] dwc-hsotg (aka dwc2) USB host controller emulation no-reply
2020-05-14 12:22 ` Gerd Hoffmann
2020-05-14 12:42 ` Peter Maydell
2020-05-18 15:39 ` Peter Maydell
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=CAFEAcA_SVkgtr959SGKCgdFHX15pq-bkHXbF5RvMJXhVgBfb0Q@mail.gmail.com \
--to=peter.maydell@linaro.org \
--cc=damien.hedde@greensocs.com \
--cc=f4bug@amsat.org \
--cc=jsnow@redhat.com \
--cc=kraxel@redhat.com \
--cc=pauldzim@gmail.com \
--cc=qemu-devel@nongnu.org \
--cc=stefanha@gmail.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.