From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from phobos.denx.de (phobos.denx.de [85.214.62.61]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 95E8CC433EF for ; Sun, 3 Jul 2022 19:14:37 +0000 (UTC) Received: from h2850616.stratoserver.net (localhost [IPv6:::1]) by phobos.denx.de (Postfix) with ESMTP id 35806844DB; Sun, 3 Jul 2022 21:14:35 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de Authentication-Results: phobos.denx.de; dkim=pass (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.b="W5zt8Ej+"; dkim-atps=neutral Received: by phobos.denx.de (Postfix, from userid 109) id 30082844E1; Sun, 3 Jul 2022 21:14:34 +0200 (CEST) Received: from mail-wr1-x429.google.com (mail-wr1-x429.google.com [IPv6:2a00:1450:4864:20::429]) (using TLSv1.3 with cipher TLS_AES_128_GCM_SHA256 (128/128 bits)) (No client certificate requested) by phobos.denx.de (Postfix) with ESMTPS id BD073844D4 for ; Sun, 3 Jul 2022 21:14:30 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=rfried.dev@gmail.com Received: by mail-wr1-x429.google.com with SMTP id b26so10555587wrc.2 for ; Sun, 03 Jul 2022 12:14:30 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=IiEWXBb5H8pBwPLgs/PZ69kXkwDykvVArAIBOahH6Yw=; b=W5zt8Ej+T/8IJXTXzkkDhq3XU+mVJuEnUQjaHnrSgrHrAKNJ57BjGzCdnGxCpMOuRN gpA9T8dUY6g2rIyBYY5ycgZKRuh2Q3olqIAu5r6aYo/tTplzaq+4CG+P+bb/EyJtEabl zPjivkfFZUNWRRDxZaZARj8hQo559MbaqFw0Al9bq2Vd0zDqMj0WP8sdD5NtwTC13Dun 47eKRTWJlgmCUFsubU/HlM15uIDaV21QS8hw/FSoq5CNYhleO54u2DylL33LSxKfgxIU JipTn6XlAJUxiAa5JI16jW6mrIoWncXUIcvGg4b/uv8Sm2q5wajshE37imLRZaCZSA1A 83bg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=IiEWXBb5H8pBwPLgs/PZ69kXkwDykvVArAIBOahH6Yw=; b=O0KQmEkPL3G4KtZhEXk7kyJqDYOTN9RGZ1gSoNN10Bf+y7UUud41DPymdILx4wFELQ BO24zo4rALgqwrcTBNQssSZWBJ3ipGKDGOI9jHU+o9ssMezEtKQL49f6u9H3Kf70B3JB KlgcPwE/sKXgawB4DYiv5H3Rb+xDcEgFkZ3McXOaIRLs0eRB1Ha6IqEjEyHqbA73eMx5 mwcWRwyfJsVxVxFhUZNoVVvRO9IMTOf65FUFbsgLrPF74f4PtR41By8njRLZ2yzAgqn2 A0QDKDWkDJCwp3WMoSh+1dbcmKRkZFh+yI5xyP6esBhKmE4pXbD5h3WS+WTYLmPvE+eq qSSA== X-Gm-Message-State: AJIora+UurLL+2dIXqJnGwHGtzC77li9m0iFehE9z2KbrytqaKq96dTz oG41fkHkfth+YNTX4msySYju2aONRXA+r4yh3L4= X-Google-Smtp-Source: AGRyM1uKBy+EMQVsmKghGmT0HHfoO9/Lbtame20FNEb66NZlfLaOjQwOCBv8EA39Xy2UKaqrdkopA7dT3CHk2clBbJA= X-Received: by 2002:adf:e5d2:0:b0:21b:bfd5:cacd with SMTP id a18-20020adfe5d2000000b0021bbfd5cacdmr23640557wrn.474.1656875670098; Sun, 03 Jul 2022 12:14:30 -0700 (PDT) MIME-Version: 1.0 References: <20220627032455.28280-1-peng.fan@oss.nxp.com> <20220627032455.28280-45-peng.fan@oss.nxp.com> In-Reply-To: <20220627032455.28280-45-peng.fan@oss.nxp.com> From: Ramon Fried Date: Sun, 3 Jul 2022 22:14:18 +0300 Message-ID: Subject: Re: [PATCH V2 44/49] net: dwc_eth_qos: public some functions To: "Peng Fan (OSS)" Cc: Stefano Babic , Fabio Estevam , Joe Hershberger , U-Boot Mailing List , Peng Fan Content-Type: text/plain; charset="UTF-8" X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.39 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" X-Virus-Scanned: clamav-milter 0.103.6 at phobos.denx.de X-Virus-Status: Clean On Mon, Jun 27, 2022 at 5:44 AM Peng Fan (OSS) wrote: > > From: Peng Fan > > Move macros and structures to header file and make some functions > public, so that could used by other files, this is to > prepare split platform specific config to one file. > > Signed-off-by: Peng Fan > --- > drivers/net/dwc_eth_qos.c | 280 +------------------------------------- > drivers/net/dwc_eth_qos.h | 280 ++++++++++++++++++++++++++++++++++++++ > 2 files changed, 287 insertions(+), 273 deletions(-) > create mode 100644 drivers/net/dwc_eth_qos.h > > diff --git a/drivers/net/dwc_eth_qos.c b/drivers/net/dwc_eth_qos.c > index 6048d56ff8c..b69a9feb824 100644 > --- a/drivers/net/dwc_eth_qos.c > +++ b/drivers/net/dwc_eth_qos.c > @@ -51,275 +51,9 @@ > #include > #include > #endif > -#include > #include > > -/* Core registers */ > - > -#define EQOS_MAC_REGS_BASE 0x000 > -struct eqos_mac_regs { > - uint32_t configuration; /* 0x000 */ > - uint32_t unused_004[(0x070 - 0x004) / 4]; /* 0x004 */ > - uint32_t q0_tx_flow_ctrl; /* 0x070 */ > - uint32_t unused_070[(0x090 - 0x074) / 4]; /* 0x074 */ > - uint32_t rx_flow_ctrl; /* 0x090 */ > - uint32_t unused_094; /* 0x094 */ > - uint32_t txq_prty_map0; /* 0x098 */ > - uint32_t unused_09c; /* 0x09c */ > - uint32_t rxq_ctrl0; /* 0x0a0 */ > - uint32_t unused_0a4; /* 0x0a4 */ > - uint32_t rxq_ctrl2; /* 0x0a8 */ > - uint32_t unused_0ac[(0x0dc - 0x0ac) / 4]; /* 0x0ac */ > - uint32_t us_tic_counter; /* 0x0dc */ > - uint32_t unused_0e0[(0x11c - 0x0e0) / 4]; /* 0x0e0 */ > - uint32_t hw_feature0; /* 0x11c */ > - uint32_t hw_feature1; /* 0x120 */ > - uint32_t hw_feature2; /* 0x124 */ > - uint32_t unused_128[(0x200 - 0x128) / 4]; /* 0x128 */ > - uint32_t mdio_address; /* 0x200 */ > - uint32_t mdio_data; /* 0x204 */ > - uint32_t unused_208[(0x300 - 0x208) / 4]; /* 0x208 */ > - uint32_t address0_high; /* 0x300 */ > - uint32_t address0_low; /* 0x304 */ > -}; > - > -#define EQOS_MAC_CONFIGURATION_GPSLCE BIT(23) > -#define EQOS_MAC_CONFIGURATION_CST BIT(21) > -#define EQOS_MAC_CONFIGURATION_ACS BIT(20) > -#define EQOS_MAC_CONFIGURATION_WD BIT(19) > -#define EQOS_MAC_CONFIGURATION_JD BIT(17) > -#define EQOS_MAC_CONFIGURATION_JE BIT(16) > -#define EQOS_MAC_CONFIGURATION_PS BIT(15) > -#define EQOS_MAC_CONFIGURATION_FES BIT(14) > -#define EQOS_MAC_CONFIGURATION_DM BIT(13) > -#define EQOS_MAC_CONFIGURATION_LM BIT(12) > -#define EQOS_MAC_CONFIGURATION_TE BIT(1) > -#define EQOS_MAC_CONFIGURATION_RE BIT(0) > - > -#define EQOS_MAC_Q0_TX_FLOW_CTRL_PT_SHIFT 16 > -#define EQOS_MAC_Q0_TX_FLOW_CTRL_PT_MASK 0xffff > -#define EQOS_MAC_Q0_TX_FLOW_CTRL_TFE BIT(1) > - > -#define EQOS_MAC_RX_FLOW_CTRL_RFE BIT(0) > - > -#define EQOS_MAC_TXQ_PRTY_MAP0_PSTQ0_SHIFT 0 > -#define EQOS_MAC_TXQ_PRTY_MAP0_PSTQ0_MASK 0xff > - > -#define EQOS_MAC_RXQ_CTRL0_RXQ0EN_SHIFT 0 > -#define EQOS_MAC_RXQ_CTRL0_RXQ0EN_MASK 3 > -#define EQOS_MAC_RXQ_CTRL0_RXQ0EN_NOT_ENABLED 0 > -#define EQOS_MAC_RXQ_CTRL0_RXQ0EN_ENABLED_DCB 2 > -#define EQOS_MAC_RXQ_CTRL0_RXQ0EN_ENABLED_AV 1 > - > -#define EQOS_MAC_RXQ_CTRL2_PSRQ0_SHIFT 0 > -#define EQOS_MAC_RXQ_CTRL2_PSRQ0_MASK 0xff > - > -#define EQOS_MAC_HW_FEATURE0_MMCSEL_SHIFT 8 > -#define EQOS_MAC_HW_FEATURE0_HDSEL_SHIFT 2 > -#define EQOS_MAC_HW_FEATURE0_GMIISEL_SHIFT 1 > -#define EQOS_MAC_HW_FEATURE0_MIISEL_SHIFT 0 > - > -#define EQOS_MAC_HW_FEATURE1_TXFIFOSIZE_SHIFT 6 > -#define EQOS_MAC_HW_FEATURE1_TXFIFOSIZE_MASK 0x1f > -#define EQOS_MAC_HW_FEATURE1_RXFIFOSIZE_SHIFT 0 > -#define EQOS_MAC_HW_FEATURE1_RXFIFOSIZE_MASK 0x1f > - > -#define EQOS_MAC_HW_FEATURE3_ASP_SHIFT 28 > -#define EQOS_MAC_HW_FEATURE3_ASP_MASK 0x3 > - > -#define EQOS_MAC_MDIO_ADDRESS_PA_SHIFT 21 > -#define EQOS_MAC_MDIO_ADDRESS_RDA_SHIFT 16 > -#define EQOS_MAC_MDIO_ADDRESS_CR_SHIFT 8 > -#define EQOS_MAC_MDIO_ADDRESS_CR_20_35 2 > -#define EQOS_MAC_MDIO_ADDRESS_CR_250_300 5 > -#define EQOS_MAC_MDIO_ADDRESS_SKAP BIT(4) > -#define EQOS_MAC_MDIO_ADDRESS_GOC_SHIFT 2 > -#define EQOS_MAC_MDIO_ADDRESS_GOC_READ 3 > -#define EQOS_MAC_MDIO_ADDRESS_GOC_WRITE 1 > -#define EQOS_MAC_MDIO_ADDRESS_C45E BIT(1) > -#define EQOS_MAC_MDIO_ADDRESS_GB BIT(0) > - > -#define EQOS_MAC_MDIO_DATA_GD_MASK 0xffff > - > -#define EQOS_MTL_REGS_BASE 0xd00 > -struct eqos_mtl_regs { > - uint32_t txq0_operation_mode; /* 0xd00 */ > - uint32_t unused_d04; /* 0xd04 */ > - uint32_t txq0_debug; /* 0xd08 */ > - uint32_t unused_d0c[(0xd18 - 0xd0c) / 4]; /* 0xd0c */ > - uint32_t txq0_quantum_weight; /* 0xd18 */ > - uint32_t unused_d1c[(0xd30 - 0xd1c) / 4]; /* 0xd1c */ > - uint32_t rxq0_operation_mode; /* 0xd30 */ > - uint32_t unused_d34; /* 0xd34 */ > - uint32_t rxq0_debug; /* 0xd38 */ > -}; > - > -#define EQOS_MTL_TXQ0_OPERATION_MODE_TQS_SHIFT 16 > -#define EQOS_MTL_TXQ0_OPERATION_MODE_TQS_MASK 0x1ff > -#define EQOS_MTL_TXQ0_OPERATION_MODE_TXQEN_SHIFT 2 > -#define EQOS_MTL_TXQ0_OPERATION_MODE_TXQEN_MASK 3 > -#define EQOS_MTL_TXQ0_OPERATION_MODE_TXQEN_ENABLED 2 > -#define EQOS_MTL_TXQ0_OPERATION_MODE_TSF BIT(1) > -#define EQOS_MTL_TXQ0_OPERATION_MODE_FTQ BIT(0) > - > -#define EQOS_MTL_TXQ0_DEBUG_TXQSTS BIT(4) > -#define EQOS_MTL_TXQ0_DEBUG_TRCSTS_SHIFT 1 > -#define EQOS_MTL_TXQ0_DEBUG_TRCSTS_MASK 3 > - > -#define EQOS_MTL_RXQ0_OPERATION_MODE_RQS_SHIFT 20 > -#define EQOS_MTL_RXQ0_OPERATION_MODE_RQS_MASK 0x3ff > -#define EQOS_MTL_RXQ0_OPERATION_MODE_RFD_SHIFT 14 > -#define EQOS_MTL_RXQ0_OPERATION_MODE_RFD_MASK 0x3f > -#define EQOS_MTL_RXQ0_OPERATION_MODE_RFA_SHIFT 8 > -#define EQOS_MTL_RXQ0_OPERATION_MODE_RFA_MASK 0x3f > -#define EQOS_MTL_RXQ0_OPERATION_MODE_EHFC BIT(7) > -#define EQOS_MTL_RXQ0_OPERATION_MODE_RSF BIT(5) > - > -#define EQOS_MTL_RXQ0_DEBUG_PRXQ_SHIFT 16 > -#define EQOS_MTL_RXQ0_DEBUG_PRXQ_MASK 0x7fff > -#define EQOS_MTL_RXQ0_DEBUG_RXQSTS_SHIFT 4 > -#define EQOS_MTL_RXQ0_DEBUG_RXQSTS_MASK 3 > - > -#define EQOS_DMA_REGS_BASE 0x1000 > -struct eqos_dma_regs { > - uint32_t mode; /* 0x1000 */ > - uint32_t sysbus_mode; /* 0x1004 */ > - uint32_t unused_1008[(0x1100 - 0x1008) / 4]; /* 0x1008 */ > - uint32_t ch0_control; /* 0x1100 */ > - uint32_t ch0_tx_control; /* 0x1104 */ > - uint32_t ch0_rx_control; /* 0x1108 */ > - uint32_t unused_110c; /* 0x110c */ > - uint32_t ch0_txdesc_list_haddress; /* 0x1110 */ > - uint32_t ch0_txdesc_list_address; /* 0x1114 */ > - uint32_t ch0_rxdesc_list_haddress; /* 0x1118 */ > - uint32_t ch0_rxdesc_list_address; /* 0x111c */ > - uint32_t ch0_txdesc_tail_pointer; /* 0x1120 */ > - uint32_t unused_1124; /* 0x1124 */ > - uint32_t ch0_rxdesc_tail_pointer; /* 0x1128 */ > - uint32_t ch0_txdesc_ring_length; /* 0x112c */ > - uint32_t ch0_rxdesc_ring_length; /* 0x1130 */ > -}; > - > -#define EQOS_DMA_MODE_SWR BIT(0) > - > -#define EQOS_DMA_SYSBUS_MODE_RD_OSR_LMT_SHIFT 16 > -#define EQOS_DMA_SYSBUS_MODE_RD_OSR_LMT_MASK 0xf > -#define EQOS_DMA_SYSBUS_MODE_EAME BIT(11) > -#define EQOS_DMA_SYSBUS_MODE_BLEN16 BIT(3) > -#define EQOS_DMA_SYSBUS_MODE_BLEN8 BIT(2) > -#define EQOS_DMA_SYSBUS_MODE_BLEN4 BIT(1) > - > -#define EQOS_DMA_CH0_CONTROL_DSL_SHIFT 18 > -#define EQOS_DMA_CH0_CONTROL_PBLX8 BIT(16) > - > -#define EQOS_DMA_CH0_TX_CONTROL_TXPBL_SHIFT 16 > -#define EQOS_DMA_CH0_TX_CONTROL_TXPBL_MASK 0x3f > -#define EQOS_DMA_CH0_TX_CONTROL_OSP BIT(4) > -#define EQOS_DMA_CH0_TX_CONTROL_ST BIT(0) > - > -#define EQOS_DMA_CH0_RX_CONTROL_RXPBL_SHIFT 16 > -#define EQOS_DMA_CH0_RX_CONTROL_RXPBL_MASK 0x3f > -#define EQOS_DMA_CH0_RX_CONTROL_RBSZ_SHIFT 1 > -#define EQOS_DMA_CH0_RX_CONTROL_RBSZ_MASK 0x3fff > -#define EQOS_DMA_CH0_RX_CONTROL_SR BIT(0) > - > -/* These registers are Tegra186-specific */ > -#define EQOS_TEGRA186_REGS_BASE 0x8800 > -struct eqos_tegra186_regs { > - uint32_t sdmemcomppadctrl; /* 0x8800 */ > - uint32_t auto_cal_config; /* 0x8804 */ > - uint32_t unused_8808; /* 0x8808 */ > - uint32_t auto_cal_status; /* 0x880c */ > -}; > - > -#define EQOS_SDMEMCOMPPADCTRL_PAD_E_INPUT_OR_E_PWRD BIT(31) > - > -#define EQOS_AUTO_CAL_CONFIG_START BIT(31) > -#define EQOS_AUTO_CAL_CONFIG_ENABLE BIT(29) > - > -#define EQOS_AUTO_CAL_STATUS_ACTIVE BIT(31) > - > -/* Descriptors */ > -#define EQOS_DESCRIPTORS_TX 4 > -#define EQOS_DESCRIPTORS_RX 4 > -#define EQOS_DESCRIPTORS_NUM (EQOS_DESCRIPTORS_TX + EQOS_DESCRIPTORS_RX) > -#define EQOS_BUFFER_ALIGN ARCH_DMA_MINALIGN > -#define EQOS_MAX_PACKET_SIZE ALIGN(1568, ARCH_DMA_MINALIGN) > -#define EQOS_RX_BUFFER_SIZE (EQOS_DESCRIPTORS_RX * EQOS_MAX_PACKET_SIZE) > - > -struct eqos_desc { > - u32 des0; > - u32 des1; > - u32 des2; > - u32 des3; > -}; > - > -#define EQOS_DESC3_OWN BIT(31) > -#define EQOS_DESC3_FD BIT(29) > -#define EQOS_DESC3_LD BIT(28) > -#define EQOS_DESC3_BUF1V BIT(24) > - > -#define EQOS_AXI_WIDTH_32 4 > -#define EQOS_AXI_WIDTH_64 8 > -#define EQOS_AXI_WIDTH_128 16 > - > -struct eqos_config { > - bool reg_access_always_ok; > - int mdio_wait; > - int swr_wait; > - int config_mac; > - int config_mac_mdio; > - unsigned int axi_bus_width; > - phy_interface_t (*interface)(const struct udevice *dev); > - struct eqos_ops *ops; > -}; > - > -struct eqos_ops { > - void (*eqos_inval_desc)(void *desc); > - void (*eqos_flush_desc)(void *desc); > - void (*eqos_inval_buffer)(void *buf, size_t size); > - void (*eqos_flush_buffer)(void *buf, size_t size); > - int (*eqos_probe_resources)(struct udevice *dev); > - int (*eqos_remove_resources)(struct udevice *dev); > - int (*eqos_stop_resets)(struct udevice *dev); > - int (*eqos_start_resets)(struct udevice *dev); > - int (*eqos_stop_clks)(struct udevice *dev); > - int (*eqos_start_clks)(struct udevice *dev); > - int (*eqos_calibrate_pads)(struct udevice *dev); > - int (*eqos_disable_calibration)(struct udevice *dev); > - int (*eqos_set_tx_clk_speed)(struct udevice *dev); > - ulong (*eqos_get_tick_clk_rate)(struct udevice *dev); > -}; > - > -struct eqos_priv { > - struct udevice *dev; > - const struct eqos_config *config; > - fdt_addr_t regs; > - struct eqos_mac_regs *mac_regs; > - struct eqos_mtl_regs *mtl_regs; > - struct eqos_dma_regs *dma_regs; > - struct eqos_tegra186_regs *tegra186_regs; > - struct reset_ctl reset_ctl; > - struct gpio_desc phy_reset_gpio; > - struct clk clk_master_bus; > - struct clk clk_rx; > - struct clk clk_ptp_ref; > - struct clk clk_tx; > - struct clk clk_ck; > - struct clk clk_slave_bus; > - struct mii_dev *mii; > - struct phy_device *phy; > - u32 max_speed; > - void *descs; > - int tx_desc_idx, rx_desc_idx; > - unsigned int desc_size; > - void *tx_dma_buf; > - void *rx_dma_buf; > - void *rx_pkt; > - bool started; > - bool reg_access_ok; > - bool clk_ck_enabled; > -}; > +#include "dwc_eth_qos.h" > > /* > * TX and RX descriptors are 16 bytes. This causes problems with the cache > @@ -359,7 +93,7 @@ static struct eqos_desc *eqos_get_desc(struct eqos_priv *eqos, > ((rx ? EQOS_DESCRIPTORS_TX : 0) + num) * eqos->desc_size; > } > > -static void eqos_inval_desc_generic(void *desc) > +void eqos_inval_desc_generic(void *desc) > { > unsigned long start = (unsigned long)desc; > unsigned long end = ALIGN(start + sizeof(struct eqos_desc), > @@ -368,7 +102,7 @@ static void eqos_inval_desc_generic(void *desc) > invalidate_dcache_range(start, end); > } > > -static void eqos_flush_desc_generic(void *desc) > +void eqos_flush_desc_generic(void *desc) > { > unsigned long start = (unsigned long)desc; > unsigned long end = ALIGN(start + sizeof(struct eqos_desc), > @@ -377,7 +111,7 @@ static void eqos_flush_desc_generic(void *desc) > flush_dcache_range(start, end); > } > > -static void eqos_inval_buffer_tegra186(void *buf, size_t size) > +void eqos_inval_buffer_tegra186(void *buf, size_t size) > { > unsigned long start = (unsigned long)buf & ~(ARCH_DMA_MINALIGN - 1); > unsigned long end = ALIGN(start + size, ARCH_DMA_MINALIGN); > @@ -385,7 +119,7 @@ static void eqos_inval_buffer_tegra186(void *buf, size_t size) > invalidate_dcache_range(start, end); > } > > -static void eqos_inval_buffer_generic(void *buf, size_t size) > +void eqos_inval_buffer_generic(void *buf, size_t size) > { > unsigned long start = rounddown((unsigned long)buf, ARCH_DMA_MINALIGN); > unsigned long end = roundup((unsigned long)buf + size, > @@ -399,7 +133,7 @@ static void eqos_flush_buffer_tegra186(void *buf, size_t size) > flush_cache((unsigned long)buf, size); > } > > -static void eqos_flush_buffer_generic(void *buf, size_t size) > +void eqos_flush_buffer_generic(void *buf, size_t size) > { > unsigned long start = rounddown((unsigned long)buf, ARCH_DMA_MINALIGN); > unsigned long end = roundup((unsigned long)buf + size, > @@ -1890,7 +1624,7 @@ static int eqos_remove(struct udevice *dev) > return 0; > } > > -static int eqos_null_ops(struct udevice *dev) > +int eqos_null_ops(struct udevice *dev) > { > return 0; > } > diff --git a/drivers/net/dwc_eth_qos.h b/drivers/net/dwc_eth_qos.h > new file mode 100644 > index 00000000000..68b367b068a > --- /dev/null > +++ b/drivers/net/dwc_eth_qos.h > @@ -0,0 +1,280 @@ > +/* SPDX-License-Identifier: GPL-2.0+ */ > +/* > + * Copyright 2022 NXP > + */ > + > +#include > +#include > + > +/* Core registers */ > + > +#define EQOS_MAC_REGS_BASE 0x000 > +struct eqos_mac_regs { > + u32 configuration; /* 0x000 */ > + u32 unused_004[(0x070 - 0x004) / 4]; /* 0x004 */ > + u32 q0_tx_flow_ctrl; /* 0x070 */ > + u32 unused_070[(0x090 - 0x074) / 4]; /* 0x074 */ > + u32 rx_flow_ctrl; /* 0x090 */ > + u32 unused_094; /* 0x094 */ > + u32 txq_prty_map0; /* 0x098 */ > + u32 unused_09c; /* 0x09c */ > + u32 rxq_ctrl0; /* 0x0a0 */ > + u32 unused_0a4; /* 0x0a4 */ > + u32 rxq_ctrl2; /* 0x0a8 */ > + u32 unused_0ac[(0x0dc - 0x0ac) / 4]; /* 0x0ac */ > + u32 us_tic_counter; /* 0x0dc */ > + u32 unused_0e0[(0x11c - 0x0e0) / 4]; /* 0x0e0 */ > + u32 hw_feature0; /* 0x11c */ > + u32 hw_feature1; /* 0x120 */ > + u32 hw_feature2; /* 0x124 */ > + u32 unused_128[(0x200 - 0x128) / 4]; /* 0x128 */ > + u32 mdio_address; /* 0x200 */ > + u32 mdio_data; /* 0x204 */ > + u32 unused_208[(0x300 - 0x208) / 4]; /* 0x208 */ > + u32 address0_high; /* 0x300 */ > + u32 address0_low; /* 0x304 */ > +}; > + > +#define EQOS_MAC_CONFIGURATION_GPSLCE BIT(23) > +#define EQOS_MAC_CONFIGURATION_CST BIT(21) > +#define EQOS_MAC_CONFIGURATION_ACS BIT(20) > +#define EQOS_MAC_CONFIGURATION_WD BIT(19) > +#define EQOS_MAC_CONFIGURATION_JD BIT(17) > +#define EQOS_MAC_CONFIGURATION_JE BIT(16) > +#define EQOS_MAC_CONFIGURATION_PS BIT(15) > +#define EQOS_MAC_CONFIGURATION_FES BIT(14) > +#define EQOS_MAC_CONFIGURATION_DM BIT(13) > +#define EQOS_MAC_CONFIGURATION_LM BIT(12) > +#define EQOS_MAC_CONFIGURATION_TE BIT(1) > +#define EQOS_MAC_CONFIGURATION_RE BIT(0) > + > +#define EQOS_MAC_Q0_TX_FLOW_CTRL_PT_SHIFT 16 > +#define EQOS_MAC_Q0_TX_FLOW_CTRL_PT_MASK 0xffff > +#define EQOS_MAC_Q0_TX_FLOW_CTRL_TFE BIT(1) > + > +#define EQOS_MAC_RX_FLOW_CTRL_RFE BIT(0) > + > +#define EQOS_MAC_TXQ_PRTY_MAP0_PSTQ0_SHIFT 0 > +#define EQOS_MAC_TXQ_PRTY_MAP0_PSTQ0_MASK 0xff > + > +#define EQOS_MAC_RXQ_CTRL0_RXQ0EN_SHIFT 0 > +#define EQOS_MAC_RXQ_CTRL0_RXQ0EN_MASK 3 > +#define EQOS_MAC_RXQ_CTRL0_RXQ0EN_NOT_ENABLED 0 > +#define EQOS_MAC_RXQ_CTRL0_RXQ0EN_ENABLED_DCB 2 > +#define EQOS_MAC_RXQ_CTRL0_RXQ0EN_ENABLED_AV 1 > + > +#define EQOS_MAC_RXQ_CTRL2_PSRQ0_SHIFT 0 > +#define EQOS_MAC_RXQ_CTRL2_PSRQ0_MASK 0xff > + > +#define EQOS_MAC_HW_FEATURE0_MMCSEL_SHIFT 8 > +#define EQOS_MAC_HW_FEATURE0_HDSEL_SHIFT 2 > +#define EQOS_MAC_HW_FEATURE0_GMIISEL_SHIFT 1 > +#define EQOS_MAC_HW_FEATURE0_MIISEL_SHIFT 0 > + > +#define EQOS_MAC_HW_FEATURE1_TXFIFOSIZE_SHIFT 6 > +#define EQOS_MAC_HW_FEATURE1_TXFIFOSIZE_MASK 0x1f > +#define EQOS_MAC_HW_FEATURE1_RXFIFOSIZE_SHIFT 0 > +#define EQOS_MAC_HW_FEATURE1_RXFIFOSIZE_MASK 0x1f > + > +#define EQOS_MAC_HW_FEATURE3_ASP_SHIFT 28 > +#define EQOS_MAC_HW_FEATURE3_ASP_MASK 0x3 > + > +#define EQOS_MAC_MDIO_ADDRESS_PA_SHIFT 21 > +#define EQOS_MAC_MDIO_ADDRESS_RDA_SHIFT 16 > +#define EQOS_MAC_MDIO_ADDRESS_CR_SHIFT 8 > +#define EQOS_MAC_MDIO_ADDRESS_CR_20_35 2 > +#define EQOS_MAC_MDIO_ADDRESS_CR_250_300 5 > +#define EQOS_MAC_MDIO_ADDRESS_SKAP BIT(4) > +#define EQOS_MAC_MDIO_ADDRESS_GOC_SHIFT 2 > +#define EQOS_MAC_MDIO_ADDRESS_GOC_READ 3 > +#define EQOS_MAC_MDIO_ADDRESS_GOC_WRITE 1 > +#define EQOS_MAC_MDIO_ADDRESS_C45E BIT(1) > +#define EQOS_MAC_MDIO_ADDRESS_GB BIT(0) > + > +#define EQOS_MAC_MDIO_DATA_GD_MASK 0xffff > + > +#define EQOS_MTL_REGS_BASE 0xd00 > +struct eqos_mtl_regs { > + u32 txq0_operation_mode; /* 0xd00 */ > + u32 unused_d04; /* 0xd04 */ > + u32 txq0_debug; /* 0xd08 */ > + u32 unused_d0c[(0xd18 - 0xd0c) / 4]; /* 0xd0c */ > + u32 txq0_quantum_weight; /* 0xd18 */ > + u32 unused_d1c[(0xd30 - 0xd1c) / 4]; /* 0xd1c */ > + u32 rxq0_operation_mode; /* 0xd30 */ > + u32 unused_d34; /* 0xd34 */ > + u32 rxq0_debug; /* 0xd38 */ > +}; > + > +#define EQOS_MTL_TXQ0_OPERATION_MODE_TQS_SHIFT 16 > +#define EQOS_MTL_TXQ0_OPERATION_MODE_TQS_MASK 0x1ff > +#define EQOS_MTL_TXQ0_OPERATION_MODE_TXQEN_SHIFT 2 > +#define EQOS_MTL_TXQ0_OPERATION_MODE_TXQEN_MASK 3 > +#define EQOS_MTL_TXQ0_OPERATION_MODE_TXQEN_ENABLED 2 > +#define EQOS_MTL_TXQ0_OPERATION_MODE_TSF BIT(1) > +#define EQOS_MTL_TXQ0_OPERATION_MODE_FTQ BIT(0) > + > +#define EQOS_MTL_TXQ0_DEBUG_TXQSTS BIT(4) > +#define EQOS_MTL_TXQ0_DEBUG_TRCSTS_SHIFT 1 > +#define EQOS_MTL_TXQ0_DEBUG_TRCSTS_MASK 3 > + > +#define EQOS_MTL_RXQ0_OPERATION_MODE_RQS_SHIFT 20 > +#define EQOS_MTL_RXQ0_OPERATION_MODE_RQS_MASK 0x3ff > +#define EQOS_MTL_RXQ0_OPERATION_MODE_RFD_SHIFT 14 > +#define EQOS_MTL_RXQ0_OPERATION_MODE_RFD_MASK 0x3f > +#define EQOS_MTL_RXQ0_OPERATION_MODE_RFA_SHIFT 8 > +#define EQOS_MTL_RXQ0_OPERATION_MODE_RFA_MASK 0x3f > +#define EQOS_MTL_RXQ0_OPERATION_MODE_EHFC BIT(7) > +#define EQOS_MTL_RXQ0_OPERATION_MODE_RSF BIT(5) > + > +#define EQOS_MTL_RXQ0_DEBUG_PRXQ_SHIFT 16 > +#define EQOS_MTL_RXQ0_DEBUG_PRXQ_MASK 0x7fff > +#define EQOS_MTL_RXQ0_DEBUG_RXQSTS_SHIFT 4 > +#define EQOS_MTL_RXQ0_DEBUG_RXQSTS_MASK 3 > + > +#define EQOS_DMA_REGS_BASE 0x1000 > +struct eqos_dma_regs { > + u32 mode; /* 0x1000 */ > + u32 sysbus_mode; /* 0x1004 */ > + u32 unused_1008[(0x1100 - 0x1008) / 4]; /* 0x1008 */ > + u32 ch0_control; /* 0x1100 */ > + u32 ch0_tx_control; /* 0x1104 */ > + u32 ch0_rx_control; /* 0x1108 */ > + u32 unused_110c; /* 0x110c */ > + u32 ch0_txdesc_list_haddress; /* 0x1110 */ > + u32 ch0_txdesc_list_address; /* 0x1114 */ > + u32 ch0_rxdesc_list_haddress; /* 0x1118 */ > + u32 ch0_rxdesc_list_address; /* 0x111c */ > + u32 ch0_txdesc_tail_pointer; /* 0x1120 */ > + u32 unused_1124; /* 0x1124 */ > + u32 ch0_rxdesc_tail_pointer; /* 0x1128 */ > + u32 ch0_txdesc_ring_length; /* 0x112c */ > + u32 ch0_rxdesc_ring_length; /* 0x1130 */ > +}; > + > +#define EQOS_DMA_MODE_SWR BIT(0) > + > +#define EQOS_DMA_SYSBUS_MODE_RD_OSR_LMT_SHIFT 16 > +#define EQOS_DMA_SYSBUS_MODE_RD_OSR_LMT_MASK 0xf > +#define EQOS_DMA_SYSBUS_MODE_EAME BIT(11) > +#define EQOS_DMA_SYSBUS_MODE_BLEN16 BIT(3) > +#define EQOS_DMA_SYSBUS_MODE_BLEN8 BIT(2) > +#define EQOS_DMA_SYSBUS_MODE_BLEN4 BIT(1) > + > +#define EQOS_DMA_CH0_CONTROL_DSL_SHIFT 18 > +#define EQOS_DMA_CH0_CONTROL_PBLX8 BIT(16) > + > +#define EQOS_DMA_CH0_TX_CONTROL_TXPBL_SHIFT 16 > +#define EQOS_DMA_CH0_TX_CONTROL_TXPBL_MASK 0x3f > +#define EQOS_DMA_CH0_TX_CONTROL_OSP BIT(4) > +#define EQOS_DMA_CH0_TX_CONTROL_ST BIT(0) > + > +#define EQOS_DMA_CH0_RX_CONTROL_RXPBL_SHIFT 16 > +#define EQOS_DMA_CH0_RX_CONTROL_RXPBL_MASK 0x3f > +#define EQOS_DMA_CH0_RX_CONTROL_RBSZ_SHIFT 1 > +#define EQOS_DMA_CH0_RX_CONTROL_RBSZ_MASK 0x3fff > +#define EQOS_DMA_CH0_RX_CONTROL_SR BIT(0) > + > +/* These registers are Tegra186-specific */ > +#define EQOS_TEGRA186_REGS_BASE 0x8800 > +struct eqos_tegra186_regs { > + u32 sdmemcomppadctrl; /* 0x8800 */ > + u32 auto_cal_config; /* 0x8804 */ > + u32 unused_8808; /* 0x8808 */ > + u32 auto_cal_status; /* 0x880c */ > +}; > + > +#define EQOS_SDMEMCOMPPADCTRL_PAD_E_INPUT_OR_E_PWRD BIT(31) > + > +#define EQOS_AUTO_CAL_CONFIG_START BIT(31) > +#define EQOS_AUTO_CAL_CONFIG_ENABLE BIT(29) > + > +#define EQOS_AUTO_CAL_STATUS_ACTIVE BIT(31) > + > +/* Descriptors */ > +#define EQOS_DESCRIPTORS_TX 4 > +#define EQOS_DESCRIPTORS_RX 4 > +#define EQOS_DESCRIPTORS_NUM (EQOS_DESCRIPTORS_TX + EQOS_DESCRIPTORS_RX) > +#define EQOS_BUFFER_ALIGN ARCH_DMA_MINALIGN > +#define EQOS_MAX_PACKET_SIZE ALIGN(1568, ARCH_DMA_MINALIGN) > +#define EQOS_RX_BUFFER_SIZE (EQOS_DESCRIPTORS_RX * EQOS_MAX_PACKET_SIZE) > + > +struct eqos_desc { > + u32 des0; > + u32 des1; > + u32 des2; > + u32 des3; > +}; > + > +#define EQOS_DESC3_OWN BIT(31) > +#define EQOS_DESC3_FD BIT(29) > +#define EQOS_DESC3_LD BIT(28) > +#define EQOS_DESC3_BUF1V BIT(24) > + > +#define EQOS_AXI_WIDTH_32 4 > +#define EQOS_AXI_WIDTH_64 8 > +#define EQOS_AXI_WIDTH_128 16 > + > +struct eqos_config { > + bool reg_access_always_ok; > + int mdio_wait; > + int swr_wait; > + int config_mac; > + int config_mac_mdio; > + unsigned int axi_bus_width; > + phy_interface_t (*interface)(const struct udevice *dev); > + struct eqos_ops *ops; > +}; > + > +struct eqos_ops { > + void (*eqos_inval_desc)(void *desc); > + void (*eqos_flush_desc)(void *desc); > + void (*eqos_inval_buffer)(void *buf, size_t size); > + void (*eqos_flush_buffer)(void *buf, size_t size); > + int (*eqos_probe_resources)(struct udevice *dev); > + int (*eqos_remove_resources)(struct udevice *dev); > + int (*eqos_stop_resets)(struct udevice *dev); > + int (*eqos_start_resets)(struct udevice *dev); > + int (*eqos_stop_clks)(struct udevice *dev); > + int (*eqos_start_clks)(struct udevice *dev); > + int (*eqos_calibrate_pads)(struct udevice *dev); > + int (*eqos_disable_calibration)(struct udevice *dev); > + int (*eqos_set_tx_clk_speed)(struct udevice *dev); > + ulong (*eqos_get_tick_clk_rate)(struct udevice *dev); > +}; > + > +struct eqos_priv { > + struct udevice *dev; > + const struct eqos_config *config; > + fdt_addr_t regs; > + struct eqos_mac_regs *mac_regs; > + struct eqos_mtl_regs *mtl_regs; > + struct eqos_dma_regs *dma_regs; > + struct eqos_tegra186_regs *tegra186_regs; > + struct reset_ctl reset_ctl; > + struct gpio_desc phy_reset_gpio; > + struct clk clk_master_bus; > + struct clk clk_rx; > + struct clk clk_ptp_ref; > + struct clk clk_tx; > + struct clk clk_ck; > + struct clk clk_slave_bus; > + struct mii_dev *mii; > + struct phy_device *phy; > + u32 max_speed; > + void *descs; > + int tx_desc_idx, rx_desc_idx; > + unsigned int desc_size; > + void *tx_dma_buf; > + void *rx_dma_buf; > + void *rx_pkt; > + bool started; > + bool reg_access_ok; > + bool clk_ck_enabled; > +}; > + > +void eqos_inval_desc_generic(void *desc); > +void eqos_flush_desc_generic(void *desc); > +void eqos_inval_buffer_generic(void *buf, size_t size); > +void eqos_flush_buffer_generic(void *buf, size_t size); > +int eqos_null_ops(struct udevice *dev); > -- > 2.36.0 > Reviewed-by: Ramon Fried