From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-14.0 required=3.0 tests=BAYES_00,INCLUDES_CR_TRAILER, INCLUDES_PATCH,MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id D7C9DC432C3 for ; Wed, 20 Jan 2021 22:12:27 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id AB010235FF for ; Wed, 20 Jan 2021 22:12:27 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2387663AbhATVsb convert rfc822-to-8bit (ORCPT ); Wed, 20 Jan 2021 16:48:31 -0500 Received: from mail-ed1-f45.google.com ([209.85.208.45]:38686 "EHLO mail-ed1-f45.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728093AbhATVUK (ORCPT ); Wed, 20 Jan 2021 16:20:10 -0500 Received: by mail-ed1-f45.google.com with SMTP id s11so19630edd.5; Wed, 20 Jan 2021 13:19:50 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc:content-transfer-encoding; bh=gQLoR63MxdFl/sN+QHRKmiDqtc/4I/iS+OjzYeUG4T4=; b=iAzdQEHoSIjxgH79AM37KA/wQ3lBa7itjkPvsg9YSlIv9+lhxC3dt6g827kR7niw0j MwEDA/m+anVBJaZxn1s7s61T14KW7lJYEKdktuozpwVMBPCkbRiit7oLJp85eg+zpKJP xiKQQIEFBxV1iSKps6NFoZRbsmatftziTjuzV/SHPDvTjeEqIC8pAtwalR/W2qA64FQh vv0i2J4jSj/d0U1SCo4UP9bK9lgfvLfNk+jKAbzOVAqHD8wCV6FIqrSWfEn3DGYXLaoG kvsyv+HFA3MG3T4AYCmFCpmAjhywIGSGfQuxuTFVMRR8oDzMyibdc20x1enzP7C7UF0k ivUA== X-Gm-Message-State: AOAM531rAMdPygRUALRWYJkjuSO0zAoeHuSqxfRgs7DN2ytsvsmx/hLe wLoiriudDf45AqglrbC4K54l4SIp/leF+ge+Axg= X-Google-Smtp-Source: ABdhPJxAWRlR7bC2f1x75xcnBaqDSB44DMDl4JHtW6plqOGSAYPHeU/lX32/l8sU54JXbxYPtBzaraTMYDdosheGj48= X-Received: by 2002:aa7:c981:: with SMTP id c1mr1681637edt.90.1611177564490; Wed, 20 Jan 2021 13:19:24 -0800 (PST) MIME-Version: 1.0 References: <20210120161658.3820610-1-arnd@kernel.org> In-Reply-To: <20210120161658.3820610-1-arnd@kernel.org> From: Barry Song Date: Thu, 21 Jan 2021 10:19:13 +1300 Message-ID: Subject: Re: [PATCH] spi: remove sirf prima/atlas driver To: Arnd Bergmann Cc: Mark Brown , Arnd Bergmann , linux-spi@vger.kernel.org, linux-arm-kernel@lists.infradead.org, LKML Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: 8BIT Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Arnd Bergmann 于2021年1月21日周四 上午5:17写道： > > From: Arnd Bergmann > > The CSR SiRF prima2/atlas platforms are getting removed, so this driver > is no longer needed. > > Cc: Barry Song > Signed-off-by: Arnd Bergmann Acked-by: Barry Song > --- > .../devicetree/bindings/spi/spi-sirf.txt | 42 - > drivers/spi/Kconfig | 7 - > drivers/spi/Makefile | 1 - > drivers/spi/spi-sirf.c | 1236 ----------------- > 4 files changed, 1286 deletions(-) > delete mode 100644 Documentation/devicetree/bindings/spi/spi-sirf.txt > delete mode 100644 drivers/spi/spi-sirf.c > > diff --git a/Documentation/devicetree/bindings/spi/spi-sirf.txt b/Documentation/devicetree/bindings/spi/spi-sirf.txt > deleted file mode 100644 > index ddd78ff68fae..000000000000 > --- a/Documentation/devicetree/bindings/spi/spi-sirf.txt > +++ /dev/null > @@ -1,42 +0,0 @@ > -* CSR SiRFprimaII Serial Peripheral Interface > - > -Required properties: > -- compatible : Should be "sirf,prima2-spi", "sirf,prima2-usp" > - or "sirf,atlas7-usp" > -- reg : Offset and length of the register set for the device > -- interrupts : Should contain SPI interrupt > -- resets: phandle to the reset controller asserting this device in > - reset > - See ../reset/reset.txt for details. > -- dmas : Must contain an entry for each entry in clock-names. > - See ../dma/dma.txt for details. > -- dma-names : Must include the following entries: > - - rx > - - tx > -- clocks : Must contain an entry for each entry in clock-names. > - See ../clocks/clock-bindings.txt for details. > - > -- #address-cells: Number of cells required to define a chip select > - address on the SPI bus. Should be set to 1. > -- #size-cells: Should be zero. > - > -Optional properties: > -- spi-max-frequency: Specifies maximum SPI clock frequency, > - Units - Hz. Definition as per > - Documentation/devicetree/bindings/spi/spi-bus.txt > -- cs-gpios: should specify GPIOs used for chipselects. > - > -Example: > - > -spi0: spi@b00d0000 { > - compatible = "sirf,prima2-spi"; > - reg = <0xb00d0000 0x10000>; > - interrupts = <15>; > - dmas = <&dmac1 9>, > - <&dmac1 4>; > - dma-names = "rx", "tx"; > - #address-cells = <1>; > - #size-cells = <0>; > - clocks = <&clks 19>; > - resets = <&rstc 26>; > -}; > diff --git a/drivers/spi/Kconfig b/drivers/spi/Kconfig > index 74ea73a05981..855a1ee1c04c 100644 > --- a/drivers/spi/Kconfig > +++ b/drivers/spi/Kconfig > @@ -750,13 +750,6 @@ config SPI_SIFIVE > help > This exposes the SPI controller IP from SiFive. > > -config SPI_SIRF > - tristate "CSR SiRFprimaII SPI controller" > - depends on SIRF_DMA > - select SPI_BITBANG > - help > - SPI driver for CSR SiRFprimaII SoCs > - > config SPI_SLAVE_MT27XX > tristate "MediaTek SPI slave device" > depends on ARCH_MEDIATEK || COMPILE_TEST > diff --git a/drivers/spi/Makefile b/drivers/spi/Makefile > index 6fea5821662e..6c79b83d5f4a 100644 > --- a/drivers/spi/Makefile > +++ b/drivers/spi/Makefile > @@ -105,7 +105,6 @@ obj-$(CONFIG_SPI_SH_HSPI) += spi-sh-hspi.o > obj-$(CONFIG_SPI_SH_MSIOF) += spi-sh-msiof.o > obj-$(CONFIG_SPI_SH_SCI) += spi-sh-sci.o > obj-$(CONFIG_SPI_SIFIVE) += spi-sifive.o > -obj-$(CONFIG_SPI_SIRF) += spi-sirf.o > obj-$(CONFIG_SPI_SLAVE_MT27XX) += spi-slave-mt27xx.o > obj-$(CONFIG_SPI_SPRD) += spi-sprd.o > obj-$(CONFIG_SPI_SPRD_ADI) += spi-sprd-adi.o > diff --git a/drivers/spi/spi-sirf.c b/drivers/spi/spi-sirf.c > deleted file mode 100644 > index 8419e6722e17..000000000000 > --- a/drivers/spi/spi-sirf.c > +++ /dev/null > @@ -1,1236 +0,0 @@ > -// SPDX-License-Identifier: GPL-2.0-or-later > -/* > - * SPI bus driver for CSR SiRFprimaII > - * > - * Copyright (c) 2011 Cambridge Silicon Radio Limited, a CSR plc group company. > - */ > - > -#include > -#include > -#include > -#include > -#include > -#include > -#include > -#include > -#include > -#include > -#include > -#include > -#include > -#include > -#include > -#include > -#include > -#include > - > -#define DRIVER_NAME "sirfsoc_spi" > -/* SPI CTRL register defines */ > -#define SIRFSOC_SPI_SLV_MODE BIT(16) > -#define SIRFSOC_SPI_CMD_MODE BIT(17) > -#define SIRFSOC_SPI_CS_IO_OUT BIT(18) > -#define SIRFSOC_SPI_CS_IO_MODE BIT(19) > -#define SIRFSOC_SPI_CLK_IDLE_STAT BIT(20) > -#define SIRFSOC_SPI_CS_IDLE_STAT BIT(21) > -#define SIRFSOC_SPI_TRAN_MSB BIT(22) > -#define SIRFSOC_SPI_DRV_POS_EDGE BIT(23) > -#define SIRFSOC_SPI_CS_HOLD_TIME BIT(24) > -#define SIRFSOC_SPI_CLK_SAMPLE_MODE BIT(25) > -#define SIRFSOC_SPI_TRAN_DAT_FORMAT_8 (0 << 26) > -#define SIRFSOC_SPI_TRAN_DAT_FORMAT_12 (1 << 26) > -#define SIRFSOC_SPI_TRAN_DAT_FORMAT_16 (2 << 26) > -#define SIRFSOC_SPI_TRAN_DAT_FORMAT_32 (3 << 26) > -#define SIRFSOC_SPI_CMD_BYTE_NUM(x) ((x & 3) << 28) > -#define SIRFSOC_SPI_ENA_AUTO_CLR BIT(30) > -#define SIRFSOC_SPI_MUL_DAT_MODE BIT(31) > - > -/* Interrupt Enable */ > -#define SIRFSOC_SPI_RX_DONE_INT_EN BIT(0) > -#define SIRFSOC_SPI_TX_DONE_INT_EN BIT(1) > -#define SIRFSOC_SPI_RX_OFLOW_INT_EN BIT(2) > -#define SIRFSOC_SPI_TX_UFLOW_INT_EN BIT(3) > -#define SIRFSOC_SPI_RX_IO_DMA_INT_EN BIT(4) > -#define SIRFSOC_SPI_TX_IO_DMA_INT_EN BIT(5) > -#define SIRFSOC_SPI_RXFIFO_FULL_INT_EN BIT(6) > -#define SIRFSOC_SPI_TXFIFO_EMPTY_INT_EN BIT(7) > -#define SIRFSOC_SPI_RXFIFO_THD_INT_EN BIT(8) > -#define SIRFSOC_SPI_TXFIFO_THD_INT_EN BIT(9) > -#define SIRFSOC_SPI_FRM_END_INT_EN BIT(10) > - > -/* Interrupt status */ > -#define SIRFSOC_SPI_RX_DONE BIT(0) > -#define SIRFSOC_SPI_TX_DONE BIT(1) > -#define SIRFSOC_SPI_RX_OFLOW BIT(2) > -#define SIRFSOC_SPI_TX_UFLOW BIT(3) > -#define SIRFSOC_SPI_RX_IO_DMA BIT(4) > -#define SIRFSOC_SPI_RX_FIFO_FULL BIT(6) > -#define SIRFSOC_SPI_TXFIFO_EMPTY BIT(7) > -#define SIRFSOC_SPI_RXFIFO_THD_REACH BIT(8) > -#define SIRFSOC_SPI_TXFIFO_THD_REACH BIT(9) > -#define SIRFSOC_SPI_FRM_END BIT(10) > - > -/* TX RX enable */ > -#define SIRFSOC_SPI_RX_EN BIT(0) > -#define SIRFSOC_SPI_TX_EN BIT(1) > -#define SIRFSOC_SPI_CMD_TX_EN BIT(2) > - > -#define SIRFSOC_SPI_IO_MODE_SEL BIT(0) > -#define SIRFSOC_SPI_RX_DMA_FLUSH BIT(2) > - > -/* FIFO OPs */ > -#define SIRFSOC_SPI_FIFO_RESET BIT(0) > -#define SIRFSOC_SPI_FIFO_START BIT(1) > - > -/* FIFO CTRL */ > -#define SIRFSOC_SPI_FIFO_WIDTH_BYTE (0 << 0) > -#define SIRFSOC_SPI_FIFO_WIDTH_WORD (1 << 0) > -#define SIRFSOC_SPI_FIFO_WIDTH_DWORD (2 << 0) > -/* USP related */ > -#define SIRFSOC_USP_SYNC_MODE BIT(0) > -#define SIRFSOC_USP_SLV_MODE BIT(1) > -#define SIRFSOC_USP_LSB BIT(4) > -#define SIRFSOC_USP_EN BIT(5) > -#define SIRFSOC_USP_RXD_FALLING_EDGE BIT(6) > -#define SIRFSOC_USP_TXD_FALLING_EDGE BIT(7) > -#define SIRFSOC_USP_CS_HIGH_VALID BIT(9) > -#define SIRFSOC_USP_SCLK_IDLE_STAT BIT(11) > -#define SIRFSOC_USP_TFS_IO_MODE BIT(14) > -#define SIRFSOC_USP_TFS_IO_INPUT BIT(19) > - > -#define SIRFSOC_USP_RXD_DELAY_LEN_MASK 0xFF > -#define SIRFSOC_USP_TXD_DELAY_LEN_MASK 0xFF > -#define SIRFSOC_USP_RXD_DELAY_OFFSET 0 > -#define SIRFSOC_USP_TXD_DELAY_OFFSET 8 > -#define SIRFSOC_USP_RXD_DELAY_LEN 1 > -#define SIRFSOC_USP_TXD_DELAY_LEN 1 > -#define SIRFSOC_USP_CLK_DIVISOR_OFFSET 21 > -#define SIRFSOC_USP_CLK_DIVISOR_MASK 0x3FF > -#define SIRFSOC_USP_CLK_10_11_MASK 0x3 > -#define SIRFSOC_USP_CLK_10_11_OFFSET 30 > -#define SIRFSOC_USP_CLK_12_15_MASK 0xF > -#define SIRFSOC_USP_CLK_12_15_OFFSET 24 > - > -#define SIRFSOC_USP_TX_DATA_OFFSET 0 > -#define SIRFSOC_USP_TX_SYNC_OFFSET 8 > -#define SIRFSOC_USP_TX_FRAME_OFFSET 16 > -#define SIRFSOC_USP_TX_SHIFTER_OFFSET 24 > - > -#define SIRFSOC_USP_TX_DATA_MASK 0xFF > -#define SIRFSOC_USP_TX_SYNC_MASK 0xFF > -#define SIRFSOC_USP_TX_FRAME_MASK 0xFF > -#define SIRFSOC_USP_TX_SHIFTER_MASK 0x1F > - > -#define SIRFSOC_USP_RX_DATA_OFFSET 0 > -#define SIRFSOC_USP_RX_FRAME_OFFSET 8 > -#define SIRFSOC_USP_RX_SHIFTER_OFFSET 16 > - > -#define SIRFSOC_USP_RX_DATA_MASK 0xFF > -#define SIRFSOC_USP_RX_FRAME_MASK 0xFF > -#define SIRFSOC_USP_RX_SHIFTER_MASK 0x1F > -#define SIRFSOC_USP_CS_HIGH_VALUE BIT(1) > - > -#define SIRFSOC_SPI_FIFO_SC_OFFSET 0 > -#define SIRFSOC_SPI_FIFO_LC_OFFSET 10 > -#define SIRFSOC_SPI_FIFO_HC_OFFSET 20 > - > -#define SIRFSOC_SPI_FIFO_FULL_MASK(s) (1 << ((s)->fifo_full_offset)) > -#define SIRFSOC_SPI_FIFO_EMPTY_MASK(s) (1 << ((s)->fifo_full_offset + 1)) > -#define SIRFSOC_SPI_FIFO_THD_MASK(s) ((s)->fifo_size - 1) > -#define SIRFSOC_SPI_FIFO_THD_OFFSET 2 > -#define SIRFSOC_SPI_FIFO_LEVEL_CHK_MASK(s, val) \ > - ((val) & (s)->fifo_level_chk_mask) > - > -enum sirf_spi_type { > - SIRF_REAL_SPI, > - SIRF_USP_SPI_P2, > - SIRF_USP_SPI_A7, > -}; > - > -/* > - * only if the rx/tx buffer and transfer size are 4-bytes aligned, we use dma > - * due to the limitation of dma controller > - */ > - > -#define ALIGNED(x) (!((u32)x & 0x3)) > -#define IS_DMA_VALID(x) (x && ALIGNED(x->tx_buf) && ALIGNED(x->rx_buf) && \ > - ALIGNED(x->len) && (x->len < 2 * PAGE_SIZE)) > - > -#define SIRFSOC_MAX_CMD_BYTES 4 > -#define SIRFSOC_SPI_DEFAULT_FRQ 1000000 > - > -struct sirf_spi_register { > - /*SPI and USP-SPI common*/ > - u32 tx_rx_en; > - u32 int_en; > - u32 int_st; > - u32 tx_dma_io_ctrl; > - u32 tx_dma_io_len; > - u32 txfifo_ctrl; > - u32 txfifo_level_chk; > - u32 txfifo_op; > - u32 txfifo_st; > - u32 txfifo_data; > - u32 rx_dma_io_ctrl; > - u32 rx_dma_io_len; > - u32 rxfifo_ctrl; > - u32 rxfifo_level_chk; > - u32 rxfifo_op; > - u32 rxfifo_st; > - u32 rxfifo_data; > - /*SPI self*/ > - u32 spi_ctrl; > - u32 spi_cmd; > - u32 spi_dummy_delay_ctrl; > - /*USP-SPI self*/ > - u32 usp_mode1; > - u32 usp_mode2; > - u32 usp_tx_frame_ctrl; > - u32 usp_rx_frame_ctrl; > - u32 usp_pin_io_data; > - u32 usp_risc_dsp_mode; > - u32 usp_async_param_reg; > - u32 usp_irda_x_mode_div; > - u32 usp_sm_cfg; > - u32 usp_int_en_clr; > -}; > - > -static const struct sirf_spi_register real_spi_register = { > - .tx_rx_en = 0x8, > - .int_en = 0xc, > - .int_st = 0x10, > - .tx_dma_io_ctrl = 0x100, > - .tx_dma_io_len = 0x104, > - .txfifo_ctrl = 0x108, > - .txfifo_level_chk = 0x10c, > - .txfifo_op = 0x110, > - .txfifo_st = 0x114, > - .txfifo_data = 0x118, > - .rx_dma_io_ctrl = 0x120, > - .rx_dma_io_len = 0x124, > - .rxfifo_ctrl = 0x128, > - .rxfifo_level_chk = 0x12c, > - .rxfifo_op = 0x130, > - .rxfifo_st = 0x134, > - .rxfifo_data = 0x138, > - .spi_ctrl = 0x0, > - .spi_cmd = 0x4, > - .spi_dummy_delay_ctrl = 0x144, > -}; > - > -static const struct sirf_spi_register usp_spi_register = { > - .tx_rx_en = 0x10, > - .int_en = 0x14, > - .int_st = 0x18, > - .tx_dma_io_ctrl = 0x100, > - .tx_dma_io_len = 0x104, > - .txfifo_ctrl = 0x108, > - .txfifo_level_chk = 0x10c, > - .txfifo_op = 0x110, > - .txfifo_st = 0x114, > - .txfifo_data = 0x118, > - .rx_dma_io_ctrl = 0x120, > - .rx_dma_io_len = 0x124, > - .rxfifo_ctrl = 0x128, > - .rxfifo_level_chk = 0x12c, > - .rxfifo_op = 0x130, > - .rxfifo_st = 0x134, > - .rxfifo_data = 0x138, > - .usp_mode1 = 0x0, > - .usp_mode2 = 0x4, > - .usp_tx_frame_ctrl = 0x8, > - .usp_rx_frame_ctrl = 0xc, > - .usp_pin_io_data = 0x1c, > - .usp_risc_dsp_mode = 0x20, > - .usp_async_param_reg = 0x24, > - .usp_irda_x_mode_div = 0x28, > - .usp_sm_cfg = 0x2c, > - .usp_int_en_clr = 0x140, > -}; > - > -struct sirfsoc_spi { > - struct spi_bitbang bitbang; > - struct completion rx_done; > - struct completion tx_done; > - > - void __iomem *base; > - u32 ctrl_freq; /* SPI controller clock speed */ > - struct clk *clk; > - > - /* rx & tx bufs from the spi_transfer */ > - const void *tx; > - void *rx; > - > - /* place received word into rx buffer */ > - void (*rx_word) (struct sirfsoc_spi *); > - /* get word from tx buffer for sending */ > - void (*tx_word) (struct sirfsoc_spi *); > - > - /* number of words left to be tranmitted/received */ > - unsigned int left_tx_word; > - unsigned int left_rx_word; > - > - /* rx & tx DMA channels */ > - struct dma_chan *rx_chan; > - struct dma_chan *tx_chan; > - dma_addr_t src_start; > - dma_addr_t dst_start; > - int word_width; /* in bytes */ > - > - /* > - * if tx size is not more than 4 and rx size is NULL, use > - * command model > - */ > - bool tx_by_cmd; > - bool hw_cs; > - enum sirf_spi_type type; > - const struct sirf_spi_register *regs; > - unsigned int fifo_size; > - /* fifo empty offset is (fifo full offset + 1)*/ > - unsigned int fifo_full_offset; > - /* fifo_level_chk_mask is (fifo_size/4 - 1) */ > - unsigned int fifo_level_chk_mask; > - unsigned int dat_max_frm_len; > -}; > - > -struct sirf_spi_comp_data { > - const struct sirf_spi_register *regs; > - enum sirf_spi_type type; > - unsigned int dat_max_frm_len; > - unsigned int fifo_size; > - void (*hwinit)(struct sirfsoc_spi *sspi); > -}; > - > -static void sirfsoc_usp_hwinit(struct sirfsoc_spi *sspi) > -{ > - /* reset USP and let USP can operate */ > - writel(readl(sspi->base + sspi->regs->usp_mode1) & > - ~SIRFSOC_USP_EN, sspi->base + sspi->regs->usp_mode1); > - writel(readl(sspi->base + sspi->regs->usp_mode1) | > - SIRFSOC_USP_EN, sspi->base + sspi->regs->usp_mode1); > -} > - > -static void spi_sirfsoc_rx_word_u8(struct sirfsoc_spi *sspi) > -{ > - u32 data; > - u8 *rx = sspi->rx; > - > - data = readl(sspi->base + sspi->regs->rxfifo_data); > - > - if (rx) { > - *rx++ = (u8) data; > - sspi->rx = rx; > - } > - > - sspi->left_rx_word--; > -} > - > -static void spi_sirfsoc_tx_word_u8(struct sirfsoc_spi *sspi) > -{ > - u32 data = 0; > - const u8 *tx = sspi->tx; > - > - if (tx) { > - data = *tx++; > - sspi->tx = tx; > - } > - writel(data, sspi->base + sspi->regs->txfifo_data); > - sspi->left_tx_word--; > -} > - > -static void spi_sirfsoc_rx_word_u16(struct sirfsoc_spi *sspi) > -{ > - u32 data; > - u16 *rx = sspi->rx; > - > - data = readl(sspi->base + sspi->regs->rxfifo_data); > - > - if (rx) { > - *rx++ = (u16) data; > - sspi->rx = rx; > - } > - > - sspi->left_rx_word--; > -} > - > -static void spi_sirfsoc_tx_word_u16(struct sirfsoc_spi *sspi) > -{ > - u32 data = 0; > - const u16 *tx = sspi->tx; > - > - if (tx) { > - data = *tx++; > - sspi->tx = tx; > - } > - > - writel(data, sspi->base + sspi->regs->txfifo_data); > - sspi->left_tx_word--; > -} > - > -static void spi_sirfsoc_rx_word_u32(struct sirfsoc_spi *sspi) > -{ > - u32 data; > - u32 *rx = sspi->rx; > - > - data = readl(sspi->base + sspi->regs->rxfifo_data); > - > - if (rx) { > - *rx++ = (u32) data; > - sspi->rx = rx; > - } > - > - sspi->left_rx_word--; > - > -} > - > -static void spi_sirfsoc_tx_word_u32(struct sirfsoc_spi *sspi) > -{ > - u32 data = 0; > - const u32 *tx = sspi->tx; > - > - if (tx) { > - data = *tx++; > - sspi->tx = tx; > - } > - > - writel(data, sspi->base + sspi->regs->txfifo_data); > - sspi->left_tx_word--; > -} > - > -static irqreturn_t spi_sirfsoc_irq(int irq, void *dev_id) > -{ > - struct sirfsoc_spi *sspi = dev_id; > - u32 spi_stat; > - > - spi_stat = readl(sspi->base + sspi->regs->int_st); > - if (sspi->tx_by_cmd && sspi->type == SIRF_REAL_SPI > - && (spi_stat & SIRFSOC_SPI_FRM_END)) { > - complete(&sspi->tx_done); > - writel(0x0, sspi->base + sspi->regs->int_en); > - writel(readl(sspi->base + sspi->regs->int_st), > - sspi->base + sspi->regs->int_st); > - return IRQ_HANDLED; > - } > - /* Error Conditions */ > - if (spi_stat & SIRFSOC_SPI_RX_OFLOW || > - spi_stat & SIRFSOC_SPI_TX_UFLOW) { > - complete(&sspi->tx_done); > - complete(&sspi->rx_done); > - switch (sspi->type) { > - case SIRF_REAL_SPI: > - case SIRF_USP_SPI_P2: > - writel(0x0, sspi->base + sspi->regs->int_en); > - break; > - case SIRF_USP_SPI_A7: > - writel(~0UL, sspi->base + sspi->regs->usp_int_en_clr); > - break; > - } > - writel(readl(sspi->base + sspi->regs->int_st), > - sspi->base + sspi->regs->int_st); > - return IRQ_HANDLED; > - } > - if (spi_stat & SIRFSOC_SPI_TXFIFO_EMPTY) > - complete(&sspi->tx_done); > - while (!(readl(sspi->base + sspi->regs->int_st) & > - SIRFSOC_SPI_RX_IO_DMA)) > - cpu_relax(); > - complete(&sspi->rx_done); > - switch (sspi->type) { > - case SIRF_REAL_SPI: > - case SIRF_USP_SPI_P2: > - writel(0x0, sspi->base + sspi->regs->int_en); > - break; > - case SIRF_USP_SPI_A7: > - writel(~0UL, sspi->base + sspi->regs->usp_int_en_clr); > - break; > - } > - writel(readl(sspi->base + sspi->regs->int_st), > - sspi->base + sspi->regs->int_st); > - > - return IRQ_HANDLED; > -} > - > -static void spi_sirfsoc_dma_fini_callback(void *data) > -{ > - struct completion *dma_complete = data; > - > - complete(dma_complete); > -} > - > -static void spi_sirfsoc_cmd_transfer(struct spi_device *spi, > - struct spi_transfer *t) > -{ > - struct sirfsoc_spi *sspi; > - int timeout = t->len * 10; > - u32 cmd; > - > - sspi = spi_master_get_devdata(spi->master); > - writel(SIRFSOC_SPI_FIFO_RESET, sspi->base + sspi->regs->txfifo_op); > - writel(SIRFSOC_SPI_FIFO_START, sspi->base + sspi->regs->txfifo_op); > - memcpy(&cmd, sspi->tx, t->len); > - if (sspi->word_width == 1 && !(spi->mode & SPI_LSB_FIRST)) > - cmd = cpu_to_be32(cmd) >> > - ((SIRFSOC_MAX_CMD_BYTES - t->len) * 8); > - if (sspi->word_width == 2 && t->len == 4 && > - (!(spi->mode & SPI_LSB_FIRST))) > - cmd = ((cmd & 0xffff) << 16) | (cmd >> 16); > - writel(cmd, sspi->base + sspi->regs->spi_cmd); > - writel(SIRFSOC_SPI_FRM_END_INT_EN, > - sspi->base + sspi->regs->int_en); > - writel(SIRFSOC_SPI_CMD_TX_EN, > - sspi->base + sspi->regs->tx_rx_en); > - if (wait_for_completion_timeout(&sspi->tx_done, timeout) == 0) { > - dev_err(&spi->dev, "cmd transfer timeout\n"); > - return; > - } > - sspi->left_rx_word -= t->len; > -} > - > -static void spi_sirfsoc_dma_transfer(struct spi_device *spi, > - struct spi_transfer *t) > -{ > - struct sirfsoc_spi *sspi; > - struct dma_async_tx_descriptor *rx_desc, *tx_desc; > - int timeout = t->len * 10; > - > - sspi = spi_master_get_devdata(spi->master); > - writel(SIRFSOC_SPI_FIFO_RESET, sspi->base + sspi->regs->rxfifo_op); > - writel(SIRFSOC_SPI_FIFO_RESET, sspi->base + sspi->regs->txfifo_op); > - switch (sspi->type) { > - case SIRF_REAL_SPI: > - writel(SIRFSOC_SPI_FIFO_START, > - sspi->base + sspi->regs->rxfifo_op); > - writel(SIRFSOC_SPI_FIFO_START, > - sspi->base + sspi->regs->txfifo_op); > - writel(0, sspi->base + sspi->regs->int_en); > - break; > - case SIRF_USP_SPI_P2: > - writel(0x0, sspi->base + sspi->regs->rxfifo_op); > - writel(0x0, sspi->base + sspi->regs->txfifo_op); > - writel(0, sspi->base + sspi->regs->int_en); > - break; > - case SIRF_USP_SPI_A7: > - writel(0x0, sspi->base + sspi->regs->rxfifo_op); > - writel(0x0, sspi->base + sspi->regs->txfifo_op); > - writel(~0UL, sspi->base + sspi->regs->usp_int_en_clr); > - break; > - } > - writel(readl(sspi->base + sspi->regs->int_st), > - sspi->base + sspi->regs->int_st); > - if (sspi->left_tx_word < sspi->dat_max_frm_len) { > - switch (sspi->type) { > - case SIRF_REAL_SPI: > - writel(readl(sspi->base + sspi->regs->spi_ctrl) | > - SIRFSOC_SPI_ENA_AUTO_CLR | > - SIRFSOC_SPI_MUL_DAT_MODE, > - sspi->base + sspi->regs->spi_ctrl); > - writel(sspi->left_tx_word - 1, > - sspi->base + sspi->regs->tx_dma_io_len); > - writel(sspi->left_tx_word - 1, > - sspi->base + sspi->regs->rx_dma_io_len); > - break; > - case SIRF_USP_SPI_P2: > - case SIRF_USP_SPI_A7: > - /*USP simulate SPI, tx/rx_dma_io_len indicates bytes*/ > - writel(sspi->left_tx_word * sspi->word_width, > - sspi->base + sspi->regs->tx_dma_io_len); > - writel(sspi->left_tx_word * sspi->word_width, > - sspi->base + sspi->regs->rx_dma_io_len); > - break; > - } > - } else { > - if (sspi->type == SIRF_REAL_SPI) > - writel(readl(sspi->base + sspi->regs->spi_ctrl), > - sspi->base + sspi->regs->spi_ctrl); > - writel(0, sspi->base + sspi->regs->tx_dma_io_len); > - writel(0, sspi->base + sspi->regs->rx_dma_io_len); > - } > - sspi->dst_start = dma_map_single(&spi->dev, sspi->rx, t->len, > - (t->tx_buf != t->rx_buf) ? > - DMA_FROM_DEVICE : DMA_BIDIRECTIONAL); > - rx_desc = dmaengine_prep_slave_single(sspi->rx_chan, > - sspi->dst_start, t->len, DMA_DEV_TO_MEM, > - DMA_PREP_INTERRUPT | DMA_CTRL_ACK); > - rx_desc->callback = spi_sirfsoc_dma_fini_callback; > - rx_desc->callback_param = &sspi->rx_done; > - > - sspi->src_start = dma_map_single(&spi->dev, (void *)sspi->tx, t->len, > - (t->tx_buf != t->rx_buf) ? > - DMA_TO_DEVICE : DMA_BIDIRECTIONAL); > - tx_desc = dmaengine_prep_slave_single(sspi->tx_chan, > - sspi->src_start, t->len, DMA_MEM_TO_DEV, > - DMA_PREP_INTERRUPT | DMA_CTRL_ACK); > - tx_desc->callback = spi_sirfsoc_dma_fini_callback; > - tx_desc->callback_param = &sspi->tx_done; > - > - dmaengine_submit(tx_desc); > - dmaengine_submit(rx_desc); > - dma_async_issue_pending(sspi->tx_chan); > - dma_async_issue_pending(sspi->rx_chan); > - writel(SIRFSOC_SPI_RX_EN | SIRFSOC_SPI_TX_EN, > - sspi->base + sspi->regs->tx_rx_en); > - if (sspi->type == SIRF_USP_SPI_P2 || > - sspi->type == SIRF_USP_SPI_A7) { > - writel(SIRFSOC_SPI_FIFO_START, > - sspi->base + sspi->regs->rxfifo_op); > - writel(SIRFSOC_SPI_FIFO_START, > - sspi->base + sspi->regs->txfifo_op); > - } > - if (wait_for_completion_timeout(&sspi->rx_done, timeout) == 0) { > - dev_err(&spi->dev, "transfer timeout\n"); > - dmaengine_terminate_all(sspi->rx_chan); > - } else > - sspi->left_rx_word = 0; > - /* > - * we only wait tx-done event if transferring by DMA. for PIO, > - * we get rx data by writing tx data, so if rx is done, tx has > - * done earlier > - */ > - if (wait_for_completion_timeout(&sspi->tx_done, timeout) == 0) { > - dev_err(&spi->dev, "transfer timeout\n"); > - if (sspi->type == SIRF_USP_SPI_P2 || > - sspi->type == SIRF_USP_SPI_A7) > - writel(0, sspi->base + sspi->regs->tx_rx_en); > - dmaengine_terminate_all(sspi->tx_chan); > - } > - dma_unmap_single(&spi->dev, sspi->src_start, t->len, DMA_TO_DEVICE); > - dma_unmap_single(&spi->dev, sspi->dst_start, t->len, DMA_FROM_DEVICE); > - /* TX, RX FIFO stop */ > - writel(0, sspi->base + sspi->regs->rxfifo_op); > - writel(0, sspi->base + sspi->regs->txfifo_op); > - if (sspi->left_tx_word >= sspi->dat_max_frm_len) > - writel(0, sspi->base + sspi->regs->tx_rx_en); > - if (sspi->type == SIRF_USP_SPI_P2 || > - sspi->type == SIRF_USP_SPI_A7) > - writel(0, sspi->base + sspi->regs->tx_rx_en); > -} > - > -static void spi_sirfsoc_pio_transfer(struct spi_device *spi, > - struct spi_transfer *t) > -{ > - struct sirfsoc_spi *sspi; > - int timeout = t->len * 10; > - unsigned int data_units; > - > - sspi = spi_master_get_devdata(spi->master); > - do { > - writel(SIRFSOC_SPI_FIFO_RESET, > - sspi->base + sspi->regs->rxfifo_op); > - writel(SIRFSOC_SPI_FIFO_RESET, > - sspi->base + sspi->regs->txfifo_op); > - switch (sspi->type) { > - case SIRF_USP_SPI_P2: > - writel(0x0, sspi->base + sspi->regs->rxfifo_op); > - writel(0x0, sspi->base + sspi->regs->txfifo_op); > - writel(0, sspi->base + sspi->regs->int_en); > - writel(readl(sspi->base + sspi->regs->int_st), > - sspi->base + sspi->regs->int_st); > - writel(min((sspi->left_tx_word * sspi->word_width), > - sspi->fifo_size), > - sspi->base + sspi->regs->tx_dma_io_len); > - writel(min((sspi->left_rx_word * sspi->word_width), > - sspi->fifo_size), > - sspi->base + sspi->regs->rx_dma_io_len); > - break; > - case SIRF_USP_SPI_A7: > - writel(0x0, sspi->base + sspi->regs->rxfifo_op); > - writel(0x0, sspi->base + sspi->regs->txfifo_op); > - writel(~0UL, sspi->base + sspi->regs->usp_int_en_clr); > - writel(readl(sspi->base + sspi->regs->int_st), > - sspi->base + sspi->regs->int_st); > - writel(min((sspi->left_tx_word * sspi->word_width), > - sspi->fifo_size), > - sspi->base + sspi->regs->tx_dma_io_len); > - writel(min((sspi->left_rx_word * sspi->word_width), > - sspi->fifo_size), > - sspi->base + sspi->regs->rx_dma_io_len); > - break; > - case SIRF_REAL_SPI: > - writel(SIRFSOC_SPI_FIFO_START, > - sspi->base + sspi->regs->rxfifo_op); > - writel(SIRFSOC_SPI_FIFO_START, > - sspi->base + sspi->regs->txfifo_op); > - writel(0, sspi->base + sspi->regs->int_en); > - writel(readl(sspi->base + sspi->regs->int_st), > - sspi->base + sspi->regs->int_st); > - writel(readl(sspi->base + sspi->regs->spi_ctrl) | > - SIRFSOC_SPI_MUL_DAT_MODE | > - SIRFSOC_SPI_ENA_AUTO_CLR, > - sspi->base + sspi->regs->spi_ctrl); > - data_units = sspi->fifo_size / sspi->word_width; > - writel(min(sspi->left_tx_word, data_units) - 1, > - sspi->base + sspi->regs->tx_dma_io_len); > - writel(min(sspi->left_rx_word, data_units) - 1, > - sspi->base + sspi->regs->rx_dma_io_len); > - break; > - } > - while (!((readl(sspi->base + sspi->regs->txfifo_st) > - & SIRFSOC_SPI_FIFO_FULL_MASK(sspi))) && > - sspi->left_tx_word) > - sspi->tx_word(sspi); > - writel(SIRFSOC_SPI_TXFIFO_EMPTY_INT_EN | > - SIRFSOC_SPI_TX_UFLOW_INT_EN | > - SIRFSOC_SPI_RX_OFLOW_INT_EN | > - SIRFSOC_SPI_RX_IO_DMA_INT_EN, > - sspi->base + sspi->regs->int_en); > - writel(SIRFSOC_SPI_RX_EN | SIRFSOC_SPI_TX_EN, > - sspi->base + sspi->regs->tx_rx_en); > - if (sspi->type == SIRF_USP_SPI_P2 || > - sspi->type == SIRF_USP_SPI_A7) { > - writel(SIRFSOC_SPI_FIFO_START, > - sspi->base + sspi->regs->rxfifo_op); > - writel(SIRFSOC_SPI_FIFO_START, > - sspi->base + sspi->regs->txfifo_op); > - } > - if (!wait_for_completion_timeout(&sspi->tx_done, timeout) || > - !wait_for_completion_timeout(&sspi->rx_done, timeout)) { > - dev_err(&spi->dev, "transfer timeout\n"); > - if (sspi->type == SIRF_USP_SPI_P2 || > - sspi->type == SIRF_USP_SPI_A7) > - writel(0, sspi->base + sspi->regs->tx_rx_en); > - break; > - } > - while (!((readl(sspi->base + sspi->regs->rxfifo_st) > - & SIRFSOC_SPI_FIFO_EMPTY_MASK(sspi))) && > - sspi->left_rx_word) > - sspi->rx_word(sspi); > - if (sspi->type == SIRF_USP_SPI_P2 || > - sspi->type == SIRF_USP_SPI_A7) > - writel(0, sspi->base + sspi->regs->tx_rx_en); > - writel(0, sspi->base + sspi->regs->rxfifo_op); > - writel(0, sspi->base + sspi->regs->txfifo_op); > - } while (sspi->left_tx_word != 0 || sspi->left_rx_word != 0); > -} > - > -static int spi_sirfsoc_transfer(struct spi_device *spi, struct spi_transfer *t) > -{ > - struct sirfsoc_spi *sspi; > - > - sspi = spi_master_get_devdata(spi->master); > - sspi->tx = t->tx_buf; > - sspi->rx = t->rx_buf; > - sspi->left_tx_word = sspi->left_rx_word = t->len / sspi->word_width; > - reinit_completion(&sspi->rx_done); > - reinit_completion(&sspi->tx_done); > - /* > - * in the transfer, if transfer data using command register with rx_buf > - * null, just fill command data into command register and wait for its > - * completion. > - */ > - if (sspi->type == SIRF_REAL_SPI && sspi->tx_by_cmd) > - spi_sirfsoc_cmd_transfer(spi, t); > - else if (IS_DMA_VALID(t)) > - spi_sirfsoc_dma_transfer(spi, t); > - else > - spi_sirfsoc_pio_transfer(spi, t); > - > - return t->len - sspi->left_rx_word * sspi->word_width; > -} > - > -static void spi_sirfsoc_chipselect(struct spi_device *spi, int value) > -{ > - struct sirfsoc_spi *sspi = spi_master_get_devdata(spi->master); > - > - if (sspi->hw_cs) { > - u32 regval; > - > - switch (sspi->type) { > - case SIRF_REAL_SPI: > - regval = readl(sspi->base + sspi->regs->spi_ctrl); > - switch (value) { > - case BITBANG_CS_ACTIVE: > - if (spi->mode & SPI_CS_HIGH) > - regval |= SIRFSOC_SPI_CS_IO_OUT; > - else > - regval &= ~SIRFSOC_SPI_CS_IO_OUT; > - break; > - case BITBANG_CS_INACTIVE: > - if (spi->mode & SPI_CS_HIGH) > - regval &= ~SIRFSOC_SPI_CS_IO_OUT; > - else > - regval |= SIRFSOC_SPI_CS_IO_OUT; > - break; > - } > - writel(regval, sspi->base + sspi->regs->spi_ctrl); > - break; > - case SIRF_USP_SPI_P2: > - case SIRF_USP_SPI_A7: > - regval = readl(sspi->base + > - sspi->regs->usp_pin_io_data); > - switch (value) { > - case BITBANG_CS_ACTIVE: > - if (spi->mode & SPI_CS_HIGH) > - regval |= SIRFSOC_USP_CS_HIGH_VALUE; > - else > - regval &= ~(SIRFSOC_USP_CS_HIGH_VALUE); > - break; > - case BITBANG_CS_INACTIVE: > - if (spi->mode & SPI_CS_HIGH) > - regval &= ~(SIRFSOC_USP_CS_HIGH_VALUE); > - else > - regval |= SIRFSOC_USP_CS_HIGH_VALUE; > - break; > - } > - writel(regval, > - sspi->base + sspi->regs->usp_pin_io_data); > - break; > - } > - } else { > - switch (value) { > - case BITBANG_CS_ACTIVE: > - gpio_direction_output(spi->cs_gpio, > - spi->mode & SPI_CS_HIGH ? 1 : 0); > - break; > - case BITBANG_CS_INACTIVE: > - gpio_direction_output(spi->cs_gpio, > - spi->mode & SPI_CS_HIGH ? 0 : 1); > - break; > - } > - } > -} > - > -static int spi_sirfsoc_config_mode(struct spi_device *spi) > -{ > - struct sirfsoc_spi *sspi; > - u32 regval, usp_mode1; > - > - sspi = spi_master_get_devdata(spi->master); > - regval = readl(sspi->base + sspi->regs->spi_ctrl); > - usp_mode1 = readl(sspi->base + sspi->regs->usp_mode1); > - if (!(spi->mode & SPI_CS_HIGH)) { > - regval |= SIRFSOC_SPI_CS_IDLE_STAT; > - usp_mode1 &= ~SIRFSOC_USP_CS_HIGH_VALID; > - } else { > - regval &= ~SIRFSOC_SPI_CS_IDLE_STAT; > - usp_mode1 |= SIRFSOC_USP_CS_HIGH_VALID; > - } > - if (!(spi->mode & SPI_LSB_FIRST)) { > - regval |= SIRFSOC_SPI_TRAN_MSB; > - usp_mode1 &= ~SIRFSOC_USP_LSB; > - } else { > - regval &= ~SIRFSOC_SPI_TRAN_MSB; > - usp_mode1 |= SIRFSOC_USP_LSB; > - } > - if (spi->mode & SPI_CPOL) { > - regval |= SIRFSOC_SPI_CLK_IDLE_STAT; > - usp_mode1 |= SIRFSOC_USP_SCLK_IDLE_STAT; > - } else { > - regval &= ~SIRFSOC_SPI_CLK_IDLE_STAT; > - usp_mode1 &= ~SIRFSOC_USP_SCLK_IDLE_STAT; > - } > - /* > - * Data should be driven at least 1/2 cycle before the fetch edge > - * to make sure that data gets stable at the fetch edge. > - */ > - if (((spi->mode & SPI_CPOL) && (spi->mode & SPI_CPHA)) || > - (!(spi->mode & SPI_CPOL) && !(spi->mode & SPI_CPHA))) { > - regval &= ~SIRFSOC_SPI_DRV_POS_EDGE; > - usp_mode1 |= (SIRFSOC_USP_TXD_FALLING_EDGE | > - SIRFSOC_USP_RXD_FALLING_EDGE); > - } else { > - regval |= SIRFSOC_SPI_DRV_POS_EDGE; > - usp_mode1 &= ~(SIRFSOC_USP_RXD_FALLING_EDGE | > - SIRFSOC_USP_TXD_FALLING_EDGE); > - } > - writel((SIRFSOC_SPI_FIFO_LEVEL_CHK_MASK(sspi, sspi->fifo_size - 2) << > - SIRFSOC_SPI_FIFO_SC_OFFSET) | > - (SIRFSOC_SPI_FIFO_LEVEL_CHK_MASK(sspi, sspi->fifo_size / 2) << > - SIRFSOC_SPI_FIFO_LC_OFFSET) | > - (SIRFSOC_SPI_FIFO_LEVEL_CHK_MASK(sspi, 2) << > - SIRFSOC_SPI_FIFO_HC_OFFSET), > - sspi->base + sspi->regs->txfifo_level_chk); > - writel((SIRFSOC_SPI_FIFO_LEVEL_CHK_MASK(sspi, 2) << > - SIRFSOC_SPI_FIFO_SC_OFFSET) | > - (SIRFSOC_SPI_FIFO_LEVEL_CHK_MASK(sspi, sspi->fifo_size / 2) << > - SIRFSOC_SPI_FIFO_LC_OFFSET) | > - (SIRFSOC_SPI_FIFO_LEVEL_CHK_MASK(sspi, sspi->fifo_size - 2) << > - SIRFSOC_SPI_FIFO_HC_OFFSET), > - sspi->base + sspi->regs->rxfifo_level_chk); > - /* > - * it should never set to hardware cs mode because in hardware cs mode, > - * cs signal can't controlled by driver. > - */ > - switch (sspi->type) { > - case SIRF_REAL_SPI: > - regval |= SIRFSOC_SPI_CS_IO_MODE; > - writel(regval, sspi->base + sspi->regs->spi_ctrl); > - break; > - case SIRF_USP_SPI_P2: > - case SIRF_USP_SPI_A7: > - usp_mode1 |= SIRFSOC_USP_SYNC_MODE; > - usp_mode1 |= SIRFSOC_USP_TFS_IO_MODE; > - usp_mode1 &= ~SIRFSOC_USP_TFS_IO_INPUT; > - writel(usp_mode1, sspi->base + sspi->regs->usp_mode1); > - break; > - } > - > - return 0; > -} > - > -static int > -spi_sirfsoc_setup_transfer(struct spi_device *spi, struct spi_transfer *t) > -{ > - struct sirfsoc_spi *sspi; > - u8 bits_per_word = 0; > - int hz = 0; > - u32 regval, txfifo_ctrl, rxfifo_ctrl, tx_frm_ctl, rx_frm_ctl, usp_mode2; > - > - sspi = spi_master_get_devdata(spi->master); > - > - bits_per_word = (t) ? t->bits_per_word : spi->bits_per_word; > - hz = t && t->speed_hz ? t->speed_hz : spi->max_speed_hz; > - > - usp_mode2 = regval = (sspi->ctrl_freq / (2 * hz)) - 1; > - if (regval > 0xFFFF || regval < 0) { > - dev_err(&spi->dev, "Speed %d not supported\n", hz); > - return -EINVAL; > - } > - switch (bits_per_word) { > - case 8: > - regval |= SIRFSOC_SPI_TRAN_DAT_FORMAT_8; > - sspi->rx_word = spi_sirfsoc_rx_word_u8; > - sspi->tx_word = spi_sirfsoc_tx_word_u8; > - break; > - case 12: > - case 16: > - regval |= (bits_per_word == 12) ? > - SIRFSOC_SPI_TRAN_DAT_FORMAT_12 : > - SIRFSOC_SPI_TRAN_DAT_FORMAT_16; > - sspi->rx_word = spi_sirfsoc_rx_word_u16; > - sspi->tx_word = spi_sirfsoc_tx_word_u16; > - break; > - case 32: > - regval |= SIRFSOC_SPI_TRAN_DAT_FORMAT_32; > - sspi->rx_word = spi_sirfsoc_rx_word_u32; > - sspi->tx_word = spi_sirfsoc_tx_word_u32; > - break; > - default: > - dev_err(&spi->dev, "bpw %d not supported\n", bits_per_word); > - return -EINVAL; > - } > - sspi->word_width = DIV_ROUND_UP(bits_per_word, 8); > - txfifo_ctrl = (((sspi->fifo_size / 2) & > - SIRFSOC_SPI_FIFO_THD_MASK(sspi)) > - << SIRFSOC_SPI_FIFO_THD_OFFSET) | > - (sspi->word_width >> 1); > - rxfifo_ctrl = (((sspi->fifo_size / 2) & > - SIRFSOC_SPI_FIFO_THD_MASK(sspi)) > - << SIRFSOC_SPI_FIFO_THD_OFFSET) | > - (sspi->word_width >> 1); > - writel(txfifo_ctrl, sspi->base + sspi->regs->txfifo_ctrl); > - writel(rxfifo_ctrl, sspi->base + sspi->regs->rxfifo_ctrl); > - if (sspi->type == SIRF_USP_SPI_P2 || > - sspi->type == SIRF_USP_SPI_A7) { > - tx_frm_ctl = 0; > - tx_frm_ctl |= ((bits_per_word - 1) & SIRFSOC_USP_TX_DATA_MASK) > - << SIRFSOC_USP_TX_DATA_OFFSET; > - tx_frm_ctl |= ((bits_per_word + 1 + SIRFSOC_USP_TXD_DELAY_LEN > - - 1) & SIRFSOC_USP_TX_SYNC_MASK) << > - SIRFSOC_USP_TX_SYNC_OFFSET; > - tx_frm_ctl |= ((bits_per_word + 1 + SIRFSOC_USP_TXD_DELAY_LEN > - + 2 - 1) & SIRFSOC_USP_TX_FRAME_MASK) << > - SIRFSOC_USP_TX_FRAME_OFFSET; > - tx_frm_ctl |= ((bits_per_word - 1) & > - SIRFSOC_USP_TX_SHIFTER_MASK) << > - SIRFSOC_USP_TX_SHIFTER_OFFSET; > - rx_frm_ctl = 0; > - rx_frm_ctl |= ((bits_per_word - 1) & SIRFSOC_USP_RX_DATA_MASK) > - << SIRFSOC_USP_RX_DATA_OFFSET; > - rx_frm_ctl |= ((bits_per_word + 1 + SIRFSOC_USP_RXD_DELAY_LEN > - + 2 - 1) & SIRFSOC_USP_RX_FRAME_MASK) << > - SIRFSOC_USP_RX_FRAME_OFFSET; > - rx_frm_ctl |= ((bits_per_word - 1) > - & SIRFSOC_USP_RX_SHIFTER_MASK) << > - SIRFSOC_USP_RX_SHIFTER_OFFSET; > - writel(tx_frm_ctl | (((usp_mode2 >> 10) & > - SIRFSOC_USP_CLK_10_11_MASK) << > - SIRFSOC_USP_CLK_10_11_OFFSET), > - sspi->base + sspi->regs->usp_tx_frame_ctrl); > - writel(rx_frm_ctl | (((usp_mode2 >> 12) & > - SIRFSOC_USP_CLK_12_15_MASK) << > - SIRFSOC_USP_CLK_12_15_OFFSET), > - sspi->base + sspi->regs->usp_rx_frame_ctrl); > - writel(readl(sspi->base + sspi->regs->usp_mode2) | > - ((usp_mode2 & SIRFSOC_USP_CLK_DIVISOR_MASK) << > - SIRFSOC_USP_CLK_DIVISOR_OFFSET) | > - (SIRFSOC_USP_RXD_DELAY_LEN << > - SIRFSOC_USP_RXD_DELAY_OFFSET) | > - (SIRFSOC_USP_TXD_DELAY_LEN << > - SIRFSOC_USP_TXD_DELAY_OFFSET), > - sspi->base + sspi->regs->usp_mode2); > - } > - if (sspi->type == SIRF_REAL_SPI) > - writel(regval, sspi->base + sspi->regs->spi_ctrl); > - spi_sirfsoc_config_mode(spi); > - if (sspi->type == SIRF_REAL_SPI) { > - if (t && t->tx_buf && !t->rx_buf && > - (t->len <= SIRFSOC_MAX_CMD_BYTES)) { > - sspi->tx_by_cmd = true; > - writel(readl(sspi->base + sspi->regs->spi_ctrl) | > - (SIRFSOC_SPI_CMD_BYTE_NUM((t->len - 1)) | > - SIRFSOC_SPI_CMD_MODE), > - sspi->base + sspi->regs->spi_ctrl); > - } else { > - sspi->tx_by_cmd = false; > - writel(readl(sspi->base + sspi->regs->spi_ctrl) & > - ~SIRFSOC_SPI_CMD_MODE, > - sspi->base + sspi->regs->spi_ctrl); > - } > - } > - if (IS_DMA_VALID(t)) { > - /* Enable DMA mode for RX, TX */ > - writel(0, sspi->base + sspi->regs->tx_dma_io_ctrl); > - writel(SIRFSOC_SPI_RX_DMA_FLUSH, > - sspi->base + sspi->regs->rx_dma_io_ctrl); > - } else { > - /* Enable IO mode for RX, TX */ > - writel(SIRFSOC_SPI_IO_MODE_SEL, > - sspi->base + sspi->regs->tx_dma_io_ctrl); > - writel(SIRFSOC_SPI_IO_MODE_SEL, > - sspi->base + sspi->regs->rx_dma_io_ctrl); > - } > - return 0; > -} > - > -static int spi_sirfsoc_setup(struct spi_device *spi) > -{ > - struct sirfsoc_spi *sspi; > - int ret = 0; > - > - sspi = spi_master_get_devdata(spi->master); > - if (spi->cs_gpio == -ENOENT) > - sspi->hw_cs = true; > - else { > - sspi->hw_cs = false; > - if (!spi_get_ctldata(spi)) { > - void *cs = kmalloc(sizeof(int), GFP_KERNEL); > - if (!cs) { > - ret = -ENOMEM; > - goto exit; > - } > - ret = gpio_is_valid(spi->cs_gpio); > - if (!ret) { > - dev_err(&spi->dev, "no valid gpio\n"); > - ret = -ENOENT; > - goto exit; > - } > - ret = gpio_request(spi->cs_gpio, DRIVER_NAME); > - if (ret) { > - dev_err(&spi->dev, "failed to request gpio\n"); > - goto exit; > - } > - spi_set_ctldata(spi, cs); > - } > - } > - spi_sirfsoc_config_mode(spi); > - spi_sirfsoc_chipselect(spi, BITBANG_CS_INACTIVE); > -exit: > - return ret; > -} > - > -static void spi_sirfsoc_cleanup(struct spi_device *spi) > -{ > - if (spi_get_ctldata(spi)) { > - gpio_free(spi->cs_gpio); > - kfree(spi_get_ctldata(spi)); > - } > -} > - > -static const struct sirf_spi_comp_data sirf_real_spi = { > - .regs = &real_spi_register, > - .type = SIRF_REAL_SPI, > - .dat_max_frm_len = 64 * 1024, > - .fifo_size = 256, > -}; > - > -static const struct sirf_spi_comp_data sirf_usp_spi_p2 = { > - .regs = &usp_spi_register, > - .type = SIRF_USP_SPI_P2, > - .dat_max_frm_len = 1024 * 1024, > - .fifo_size = 128, > - .hwinit = sirfsoc_usp_hwinit, > -}; > - > -static const struct sirf_spi_comp_data sirf_usp_spi_a7 = { > - .regs = &usp_spi_register, > - .type = SIRF_USP_SPI_A7, > - .dat_max_frm_len = 1024 * 1024, > - .fifo_size = 512, > - .hwinit = sirfsoc_usp_hwinit, > -}; > - > -static const struct of_device_id spi_sirfsoc_of_match[] = { > - { .compatible = "sirf,prima2-spi", .data = &sirf_real_spi}, > - { .compatible = "sirf,prima2-usp-spi", .data = &sirf_usp_spi_p2}, > - { .compatible = "sirf,atlas7-usp-spi", .data = &sirf_usp_spi_a7}, > - {} > -}; > -MODULE_DEVICE_TABLE(of, spi_sirfsoc_of_match); > - > -static int spi_sirfsoc_probe(struct platform_device *pdev) > -{ > - struct sirfsoc_spi *sspi; > - struct spi_master *master; > - const struct sirf_spi_comp_data *spi_comp_data; > - int irq; > - int ret; > - const struct of_device_id *match; > - > - ret = device_reset(&pdev->dev); > - if (ret) { > - dev_err(&pdev->dev, "SPI reset failed!\n"); > - return ret; > - } > - > - master = spi_alloc_master(&pdev->dev, sizeof(*sspi)); > - if (!master) { > - dev_err(&pdev->dev, "Unable to allocate SPI master\n"); > - return -ENOMEM; > - } > - match = of_match_node(spi_sirfsoc_of_match, pdev->dev.of_node); > - platform_set_drvdata(pdev, master); > - sspi = spi_master_get_devdata(master); > - sspi->fifo_full_offset = ilog2(sspi->fifo_size); > - spi_comp_data = match->data; > - sspi->regs = spi_comp_data->regs; > - sspi->type = spi_comp_data->type; > - sspi->fifo_level_chk_mask = (sspi->fifo_size / 4) - 1; > - sspi->dat_max_frm_len = spi_comp_data->dat_max_frm_len; > - sspi->fifo_size = spi_comp_data->fifo_size; > - sspi->base = devm_platform_ioremap_resource(pdev, 0); > - if (IS_ERR(sspi->base)) { > - ret = PTR_ERR(sspi->base); > - goto free_master; > - } > - irq = platform_get_irq(pdev, 0); > - if (irq < 0) { > - ret = -ENXIO; > - goto free_master; > - } > - ret = devm_request_irq(&pdev->dev, irq, spi_sirfsoc_irq, 0, > - DRIVER_NAME, sspi); > - if (ret) > - goto free_master; > - > - sspi->bitbang.master = master; > - sspi->bitbang.chipselect = spi_sirfsoc_chipselect; > - sspi->bitbang.setup_transfer = spi_sirfsoc_setup_transfer; > - sspi->bitbang.txrx_bufs = spi_sirfsoc_transfer; > - sspi->bitbang.master->setup = spi_sirfsoc_setup; > - sspi->bitbang.master->cleanup = spi_sirfsoc_cleanup; > - master->bus_num = pdev->id; > - master->mode_bits = SPI_CPOL | SPI_CPHA | SPI_LSB_FIRST | SPI_CS_HIGH; > - master->bits_per_word_mask = SPI_BPW_MASK(8) | SPI_BPW_MASK(12) | > - SPI_BPW_MASK(16) | SPI_BPW_MASK(32); > - master->max_speed_hz = SIRFSOC_SPI_DEFAULT_FRQ; > - master->flags = SPI_MASTER_MUST_RX | SPI_MASTER_MUST_TX; > - sspi->bitbang.master->dev.of_node = pdev->dev.of_node; > - > - /* request DMA channels */ > - sspi->rx_chan = dma_request_chan(&pdev->dev, "rx"); > - if (IS_ERR(sspi->rx_chan)) { > - dev_err(&pdev->dev, "can not allocate rx dma channel\n"); > - ret = PTR_ERR(sspi->rx_chan); > - goto free_master; > - } > - sspi->tx_chan = dma_request_chan(&pdev->dev, "tx"); > - if (IS_ERR(sspi->tx_chan)) { > - dev_err(&pdev->dev, "can not allocate tx dma channel\n"); > - ret = PTR_ERR(sspi->tx_chan); > - goto free_rx_dma; > - } > - > - sspi->clk = clk_get(&pdev->dev, NULL); > - if (IS_ERR(sspi->clk)) { > - ret = PTR_ERR(sspi->clk); > - goto free_tx_dma; > - } > - clk_prepare_enable(sspi->clk); > - if (spi_comp_data->hwinit) > - spi_comp_data->hwinit(sspi); > - sspi->ctrl_freq = clk_get_rate(sspi->clk); > - > - init_completion(&sspi->rx_done); > - init_completion(&sspi->tx_done); > - > - ret = spi_bitbang_start(&sspi->bitbang); > - if (ret) > - goto free_clk; > - dev_info(&pdev->dev, "registered, bus number = %d\n", master->bus_num); > - > - return 0; > -free_clk: > - clk_disable_unprepare(sspi->clk); > - clk_put(sspi->clk); > -free_tx_dma: > - dma_release_channel(sspi->tx_chan); > -free_rx_dma: > - dma_release_channel(sspi->rx_chan); > -free_master: > - spi_master_put(master); > - > - return ret; > -} > - > -static int spi_sirfsoc_remove(struct platform_device *pdev) > -{ > - struct spi_master *master; > - struct sirfsoc_spi *sspi; > - > - master = platform_get_drvdata(pdev); > - sspi = spi_master_get_devdata(master); > - spi_bitbang_stop(&sspi->bitbang); > - clk_disable_unprepare(sspi->clk); > - clk_put(sspi->clk); > - dma_release_channel(sspi->rx_chan); > - dma_release_channel(sspi->tx_chan); > - spi_master_put(master); > - return 0; > -} > - > -#ifdef CONFIG_PM_SLEEP > -static int spi_sirfsoc_suspend(struct device *dev) > -{ > - struct spi_master *master = dev_get_drvdata(dev); > - struct sirfsoc_spi *sspi = spi_master_get_devdata(master); > - int ret; > - > - ret = spi_master_suspend(master); > - if (ret) > - return ret; > - > - clk_disable(sspi->clk); > - return 0; > -} > - > -static int spi_sirfsoc_resume(struct device *dev) > -{ > - struct spi_master *master = dev_get_drvdata(dev); > - struct sirfsoc_spi *sspi = spi_master_get_devdata(master); > - > - clk_enable(sspi->clk); > - writel(SIRFSOC_SPI_FIFO_RESET, sspi->base + sspi->regs->txfifo_op); > - writel(SIRFSOC_SPI_FIFO_RESET, sspi->base + sspi->regs->rxfifo_op); > - writel(SIRFSOC_SPI_FIFO_START, sspi->base + sspi->regs->txfifo_op); > - writel(SIRFSOC_SPI_FIFO_START, sspi->base + sspi->regs->rxfifo_op); > - return 0; > -} > -#endif > - > -static SIMPLE_DEV_PM_OPS(spi_sirfsoc_pm_ops, spi_sirfsoc_suspend, > - spi_sirfsoc_resume); > - > -static struct platform_driver spi_sirfsoc_driver = { > - .driver = { > - .name = DRIVER_NAME, > - .pm = &spi_sirfsoc_pm_ops, > - .of_match_table = spi_sirfsoc_of_match, > - }, > - .probe = spi_sirfsoc_probe, > - .remove = spi_sirfsoc_remove, > -}; > -module_platform_driver(spi_sirfsoc_driver); > -MODULE_DESCRIPTION("SiRF SoC SPI master driver"); > -MODULE_AUTHOR("Zhiwu Song "); > -MODULE_AUTHOR("Barry Song "); > -MODULE_AUTHOR("Qipan Li "); > -MODULE_LICENSE("GPL v2"); > -- > 2.29.2 > From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-14.2 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,INCLUDES_CR_TRAILER,INCLUDES_PATCH,MAILING_LIST_MULTI, SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id A6EFDC433DB for ; Wed, 20 Jan 2021 21:23:07 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 3CB6823444 for ; Wed, 20 Jan 2021 21:23:07 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 3CB6823444 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=kernel.org Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:To:Subject:Message-ID:Date:From:In-Reply-To: References:MIME-Version:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=yCs4e28R0O+tNj6mZqt+rDkrovdHHxGO5zZzqR3yBDg=; b=hiRkyAHUacUhYRScBWEz2D80x Mf91D7c3TnwEbf+gl3R0u4z09+dLLRetTR64TAKakCb9B8qpXQPsTV/jwG+8WnNRtkODEBATg3TbJ wNvBIBAkdGVPSIBEzp5clQdxOu+f+CmJmII6RFjVxIdW/Cl2mt7Sp1ded4T5Cma+mcsCor9wX/G1W oOLkY92n7GvzbxXnugBjsS/fc2csWzQ+fkAkNNZ/WYXcEjRxc5mV5cZ6ZkO9GJpeOwLUZDSS3iUz+ mBsKvKv8HhJEno89BATjE+UB7hT3yq1wplL7jfHwz0c4tjGReGlWnVXt646+uNqvwEzJ7o/FjsmcJ dy5T+GWMA==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1l2Ku1-0005PM-CY; Wed, 20 Jan 2021 21:20:33 +0000 Received: from mail-ed1-f46.google.com ([209.85.208.46]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1l2Ksw-0004yC-99 for linux-arm-kernel@lists.infradead.org; Wed, 20 Jan 2021 21:19:29 +0000 Received: by mail-ed1-f46.google.com with SMTP id c6so51012ede.0 for ; Wed, 20 Jan 2021 13:19:25 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc:content-transfer-encoding; bh=gQLoR63MxdFl/sN+QHRKmiDqtc/4I/iS+OjzYeUG4T4=; b=pSZ6c+kGMCtn+vwvtDDex/8nvdV+fEgutTkOEx9MTq33pUCoIXje0CwmvQl5TBfTF+ U6S2MqsOKq12YVDja5rQWKYJZpXogTJ4k76IoLeTduuMUcrxJacQLc9t/3yulL7Y0AXz 8H3d80is1wM6B/CULiS+u3zWxTxDSJYqfE9ZXMlUYyS1uxb1ivpGQ66zlY10CHCa2I5E bZyvOL8DyZJ8zuBjnEqGUzEetBPOS8R1MrgOnJgUE84lyjTW1dhG1WVHJEiIa/oz8TOr W1HFyVa5VuWjEo8LgR4PX4Mpn37v2q2+p+LbhWU1zxQFKAs6aD3p+kOSazv64gr1qcYj Y6Iw== X-Gm-Message-State: AOAM5300qy8PdZvTsjfuH/qWCVtzQFZyQ1PJfbd3cHwG+7ODb4OK2dUA gfj34n3CKg8aRs4zTZc2y9wMNBy9TaLwuafELZwV3cAW9DcsVA== X-Google-Smtp-Source: ABdhPJxAWRlR7bC2f1x75xcnBaqDSB44DMDl4JHtW6plqOGSAYPHeU/lX32/l8sU54JXbxYPtBzaraTMYDdosheGj48= X-Received: by 2002:aa7:c981:: with SMTP id c1mr1681637edt.90.1611177564490; Wed, 20 Jan 2021 13:19:24 -0800 (PST) MIME-Version: 1.0 References: <20210120161658.3820610-1-arnd@kernel.org> In-Reply-To: <20210120161658.3820610-1-arnd@kernel.org> From: Barry Song Date: Thu, 21 Jan 2021 10:19:13 +1300 Message-ID: Subject: Re: [PATCH] spi: remove sirf prima/atlas driver To: Arnd Bergmann X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20210120_161926_420584_91A8B6C7 X-CRM114-Status: GOOD ( 26.30 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: LKML , Mark Brown , linux-arm-kernel@lists.infradead.org, Arnd Bergmann , linux-spi@vger.kernel.org Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org QXJuZCBCZXJnbWFubiA8YXJuZEBrZXJuZWwub3JnPiDkuo4yMDIx5bm0MeaciDIx5pel5ZGo5Zub IOS4iuWNiDU6MTflhpnpgZPvvJoKPgo+IEZyb206IEFybmQgQmVyZ21hbm4gPGFybmRAYXJuZGIu ZGU+Cj4KPiBUaGUgQ1NSIFNpUkYgcHJpbWEyL2F0bGFzIHBsYXRmb3JtcyBhcmUgZ2V0dGluZyBy ZW1vdmVkLCBzbyB0aGlzIGRyaXZlcgo+IGlzIG5vIGxvbmdlciBuZWVkZWQuCj4KPiBDYzogQmFy cnkgU29uZyA8YmFvaHVhQGtlcm5lbC5vcmc+Cj4gU2lnbmVkLW9mZi1ieTogQXJuZCBCZXJnbWFu biA8YXJuZEBhcm5kYi5kZT4KCkFja2VkLWJ5OiBCYXJyeSBTb25nIDxiYW9odWFAa2VybmVsLm9y Zz4KCj4gLS0tCj4gIC4uLi9kZXZpY2V0cmVlL2JpbmRpbmdzL3NwaS9zcGktc2lyZi50eHQgICAg ICB8ICAgNDIgLQo+ICBkcml2ZXJzL3NwaS9LY29uZmlnICAgICAgICAgICAgICAgICAgICAgICAg ICAgfCAgICA3IC0KPiAgZHJpdmVycy9zcGkvTWFrZWZpbGUgICAgICAgICAgICAgICAgICAgICAg ICAgIHwgICAgMSAtCj4gIGRyaXZlcnMvc3BpL3NwaS1zaXJmLmMgICAgICAgICAgICAgICAgICAg ICAgICB8IDEyMzYgLS0tLS0tLS0tLS0tLS0tLS0KPiAgNCBmaWxlcyBjaGFuZ2VkLCAxMjg2IGRl bGV0aW9ucygtKQo+ICBkZWxldGUgbW9kZSAxMDA2NDQgRG9jdW1lbnRhdGlvbi9kZXZpY2V0cmVl L2JpbmRpbmdzL3NwaS9zcGktc2lyZi50eHQKPiAgZGVsZXRlIG1vZGUgMTAwNjQ0IGRyaXZlcnMv c3BpL3NwaS1zaXJmLmMKPgo+IGRpZmYgLS1naXQgYS9Eb2N1bWVudGF0aW9uL2RldmljZXRyZWUv YmluZGluZ3Mvc3BpL3NwaS1zaXJmLnR4dCBiL0RvY3VtZW50YXRpb24vZGV2aWNldHJlZS9iaW5k aW5ncy9zcGkvc3BpLXNpcmYudHh0Cj4gZGVsZXRlZCBmaWxlIG1vZGUgMTAwNjQ0Cj4gaW5kZXgg ZGRkNzhmZjY4ZmFlLi4wMDAwMDAwMDAwMDAKPiAtLS0gYS9Eb2N1bWVudGF0aW9uL2RldmljZXRy ZWUvYmluZGluZ3Mvc3BpL3NwaS1zaXJmLnR4dAo+ICsrKyAvZGV2L251bGwKPiBAQCAtMSw0MiAr MCwwIEBACj4gLSogQ1NSIFNpUkZwcmltYUlJIFNlcmlhbCBQZXJpcGhlcmFsIEludGVyZmFjZQo+ IC0KPiAtUmVxdWlyZWQgcHJvcGVydGllczoKPiAtLSBjb21wYXRpYmxlIDogU2hvdWxkIGJlICJz aXJmLHByaW1hMi1zcGkiLCAic2lyZixwcmltYTItdXNwIgo+IC0gICAgICAgICAgICAgICBvciAi c2lyZixhdGxhczctdXNwIgo+IC0tIHJlZyA6IE9mZnNldCBhbmQgbGVuZ3RoIG9mIHRoZSByZWdp c3RlciBzZXQgZm9yIHRoZSBkZXZpY2UKPiAtLSBpbnRlcnJ1cHRzIDogU2hvdWxkIGNvbnRhaW4g U1BJIGludGVycnVwdAo+IC0tIHJlc2V0czogcGhhbmRsZSB0byB0aGUgcmVzZXQgY29udHJvbGxl ciBhc3NlcnRpbmcgdGhpcyBkZXZpY2UgaW4KPiAtICAgICAgICAgIHJlc2V0Cj4gLSAgU2VlIC4u L3Jlc2V0L3Jlc2V0LnR4dCBmb3IgZGV0YWlscy4KPiAtLSBkbWFzIDogTXVzdCBjb250YWluIGFu IGVudHJ5IGZvciBlYWNoIGVudHJ5IGluIGNsb2NrLW5hbWVzLgo+IC0gIFNlZSAuLi9kbWEvZG1h LnR4dCBmb3IgZGV0YWlscy4KPiAtLSBkbWEtbmFtZXMgOiBNdXN0IGluY2x1ZGUgdGhlIGZvbGxv d2luZyBlbnRyaWVzOgo+IC0gIC0gcngKPiAtICAtIHR4Cj4gLS0gY2xvY2tzIDogTXVzdCBjb250 YWluIGFuIGVudHJ5IGZvciBlYWNoIGVudHJ5IGluIGNsb2NrLW5hbWVzLgo+IC0gIFNlZSAuLi9j bG9ja3MvY2xvY2stYmluZGluZ3MudHh0IGZvciBkZXRhaWxzLgo+IC0KPiAtLSAjYWRkcmVzcy1j ZWxsczogTnVtYmVyIG9mIGNlbGxzIHJlcXVpcmVkIHRvIGRlZmluZSBhIGNoaXAgc2VsZWN0Cj4g LSAgICAgICAgICAgICAgICAgIGFkZHJlc3Mgb24gdGhlIFNQSSBidXMuIFNob3VsZCBiZSBzZXQg dG8gMS4KPiAtLSAjc2l6ZS1jZWxsczogICAgU2hvdWxkIGJlIHplcm8uCj4gLQo+IC1PcHRpb25h bCBwcm9wZXJ0aWVzOgo+IC0tIHNwaS1tYXgtZnJlcXVlbmN5OiBTcGVjaWZpZXMgbWF4aW11bSBT UEkgY2xvY2sgZnJlcXVlbmN5LAo+IC0gICAgICAgICAgICAgICAgICAgICBVbml0cyAtIEh6LiBE ZWZpbml0aW9uIGFzIHBlcgo+IC0gICAgICAgICAgICAgICAgICAgICBEb2N1bWVudGF0aW9uL2Rl dmljZXRyZWUvYmluZGluZ3Mvc3BpL3NwaS1idXMudHh0Cj4gLS0gY3MtZ3Bpb3M6ICAgICBzaG91 bGQgc3BlY2lmeSBHUElPcyB1c2VkIGZvciBjaGlwc2VsZWN0cy4KPiAtCj4gLUV4YW1wbGU6Cj4g LQo+IC1zcGkwOiBzcGlAYjAwZDAwMDAgewo+IC0gICAgICAgY29tcGF0aWJsZSA9ICJzaXJmLHBy aW1hMi1zcGkiOwo+IC0gICAgICAgcmVnID0gPDB4YjAwZDAwMDAgMHgxMDAwMD47Cj4gLSAgICAg ICBpbnRlcnJ1cHRzID0gPDE1PjsKPiAtICAgICAgIGRtYXMgPSA8JmRtYWMxIDk+LAo+IC0gICAg ICAgICAgICAgICA8JmRtYWMxIDQ+Owo+IC0gICAgICAgZG1hLW5hbWVzID0gInJ4IiwgInR4IjsK PiAtICAgICAgICNhZGRyZXNzLWNlbGxzID0gPDE+Owo+IC0gICAgICAgI3NpemUtY2VsbHMgPSA8 MD47Cj4gLSAgICAgICBjbG9ja3MgPSA8JmNsa3MgMTk+Owo+IC0gICAgICAgcmVzZXRzID0gPCZy c3RjIDI2PjsKPiAtfTsKPiBkaWZmIC0tZ2l0IGEvZHJpdmVycy9zcGkvS2NvbmZpZyBiL2RyaXZl cnMvc3BpL0tjb25maWcKPiBpbmRleCA3NGVhNzNhMDU5ODEuLjg1NWExZWUxYzA0YyAxMDA2NDQK PiAtLS0gYS9kcml2ZXJzL3NwaS9LY29uZmlnCj4gKysrIGIvZHJpdmVycy9zcGkvS2NvbmZpZwo+ IEBAIC03NTAsMTMgKzc1MCw2IEBAIGNvbmZpZyBTUElfU0lGSVZFCj4gICAgICAgICBoZWxwCj4g ICAgICAgICAgIFRoaXMgZXhwb3NlcyB0aGUgU1BJIGNvbnRyb2xsZXIgSVAgZnJvbSBTaUZpdmUu Cj4KPiAtY29uZmlnIFNQSV9TSVJGCj4gLSAgICAgICB0cmlzdGF0ZSAiQ1NSIFNpUkZwcmltYUlJ IFNQSSBjb250cm9sbGVyIgo+IC0gICAgICAgZGVwZW5kcyBvbiBTSVJGX0RNQQo+IC0gICAgICAg c2VsZWN0IFNQSV9CSVRCQU5HCj4gLSAgICAgICBoZWxwCj4gLSAgICAgICAgIFNQSSBkcml2ZXIg Zm9yIENTUiBTaVJGcHJpbWFJSSBTb0NzCj4gLQo+ICBjb25maWcgU1BJX1NMQVZFX01UMjdYWAo+ ICAgICAgICAgdHJpc3RhdGUgIk1lZGlhVGVrIFNQSSBzbGF2ZSBkZXZpY2UiCj4gICAgICAgICBk ZXBlbmRzIG9uIEFSQ0hfTUVESUFURUsgfHwgQ09NUElMRV9URVNUCj4gZGlmZiAtLWdpdCBhL2Ry aXZlcnMvc3BpL01ha2VmaWxlIGIvZHJpdmVycy9zcGkvTWFrZWZpbGUKPiBpbmRleCA2ZmVhNTgy MTY2MmUuLjZjNzliODNkNWY0YSAxMDA2NDQKPiAtLS0gYS9kcml2ZXJzL3NwaS9NYWtlZmlsZQo+ ICsrKyBiL2RyaXZlcnMvc3BpL01ha2VmaWxlCj4gQEAgLTEwNSw3ICsxMDUsNiBAQCBvYmotJChD T05GSUdfU1BJX1NIX0hTUEkpICAgICAgICAgICArPSBzcGktc2gtaHNwaS5vCj4gIG9iai0kKENP TkZJR19TUElfU0hfTVNJT0YpICAgICAgICAgICAgICs9IHNwaS1zaC1tc2lvZi5vCj4gIG9iai0k KENPTkZJR19TUElfU0hfU0NJKSAgICAgICAgICAgICAgICs9IHNwaS1zaC1zY2kubwo+ICBvYmot JChDT05GSUdfU1BJX1NJRklWRSkgICAgICAgICAgICAgICArPSBzcGktc2lmaXZlLm8KPiAtb2Jq LSQoQ09ORklHX1NQSV9TSVJGKSAgICAgICAgICs9IHNwaS1zaXJmLm8KPiAgb2JqLSQoQ09ORklH X1NQSV9TTEFWRV9NVDI3WFgpICAgICAgICAgICs9IHNwaS1zbGF2ZS1tdDI3eHgubwo+ICBvYmot JChDT05GSUdfU1BJX1NQUkQpICAgICAgICAgICAgICAgICArPSBzcGktc3ByZC5vCj4gIG9iai0k KENPTkZJR19TUElfU1BSRF9BREkpICAgICAgICAgICAgICs9IHNwaS1zcHJkLWFkaS5vCj4gZGlm ZiAtLWdpdCBhL2RyaXZlcnMvc3BpL3NwaS1zaXJmLmMgYi9kcml2ZXJzL3NwaS9zcGktc2lyZi5j Cj4gZGVsZXRlZCBmaWxlIG1vZGUgMTAwNjQ0Cj4gaW5kZXggODQxOWU2NzIyZTE3Li4wMDAwMDAw MDAwMDAKPiAtLS0gYS9kcml2ZXJzL3NwaS9zcGktc2lyZi5jCj4gKysrIC9kZXYvbnVsbAo+IEBA IC0xLDEyMzYgKzAsMCBAQAo+IC0vLyBTUERYLUxpY2Vuc2UtSWRlbnRpZmllcjogR1BMLTIuMC1v ci1sYXRlcgo+IC0vKgo+IC0gKiBTUEkgYnVzIGRyaXZlciBmb3IgQ1NSIFNpUkZwcmltYUlJCj4g LSAqCj4gLSAqIENvcHlyaWdodCAoYykgMjAxMSBDYW1icmlkZ2UgU2lsaWNvbiBSYWRpbyBMaW1p dGVkLCBhIENTUiBwbGMgZ3JvdXAgY29tcGFueS4KPiAtICovCj4gLQo+IC0jaW5jbHVkZSA8bGlu dXgvbW9kdWxlLmg+Cj4gLSNpbmNsdWRlIDxsaW51eC9rZXJuZWwuaD4KPiAtI2luY2x1ZGUgPGxp bnV4L3NsYWIuaD4KPiAtI2luY2x1ZGUgPGxpbnV4L2Nsay5oPgo+IC0jaW5jbHVkZSA8bGludXgv Y29tcGxldGlvbi5oPgo+IC0jaW5jbHVkZSA8bGludXgvaW50ZXJydXB0Lmg+Cj4gLSNpbmNsdWRl IDxsaW51eC9pby5oPgo+IC0jaW5jbHVkZSA8bGludXgvb2YuaD4KPiAtI2luY2x1ZGUgPGxpbnV4 L2JpdG9wcy5oPgo+IC0jaW5jbHVkZSA8bGludXgvZXJyLmg+Cj4gLSNpbmNsdWRlIDxsaW51eC9w bGF0Zm9ybV9kZXZpY2UuaD4KPiAtI2luY2x1ZGUgPGxpbnV4L29mX2dwaW8uaD4KPiAtI2luY2x1 ZGUgPGxpbnV4L3NwaS9zcGkuaD4KPiAtI2luY2x1ZGUgPGxpbnV4L3NwaS9zcGlfYml0YmFuZy5o Pgo+IC0jaW5jbHVkZSA8bGludXgvZG1hZW5naW5lLmg+Cj4gLSNpbmNsdWRlIDxsaW51eC9kbWEt ZGlyZWN0aW9uLmg+Cj4gLSNpbmNsdWRlIDxsaW51eC9kbWEtbWFwcGluZy5oPgo+IC0jaW5jbHVk ZSA8bGludXgvcmVzZXQuaD4KPiAtCj4gLSNkZWZpbmUgRFJJVkVSX05BTUUgInNpcmZzb2Nfc3Bp Igo+IC0vKiBTUEkgQ1RSTCByZWdpc3RlciBkZWZpbmVzICovCj4gLSNkZWZpbmUgU0lSRlNPQ19T UElfU0xWX01PREUgICAgICAgICAgIEJJVCgxNikKPiAtI2RlZmluZSBTSVJGU09DX1NQSV9DTURf TU9ERSAgICAgICAgICAgQklUKDE3KQo+IC0jZGVmaW5lIFNJUkZTT0NfU1BJX0NTX0lPX09VVCAg ICAgICAgICBCSVQoMTgpCj4gLSNkZWZpbmUgU0lSRlNPQ19TUElfQ1NfSU9fTU9ERSAgICAgICAg IEJJVCgxOSkKPiAtI2RlZmluZSBTSVJGU09DX1NQSV9DTEtfSURMRV9TVEFUICAgICAgQklUKDIw KQo+IC0jZGVmaW5lIFNJUkZTT0NfU1BJX0NTX0lETEVfU1RBVCAgICAgICBCSVQoMjEpCj4gLSNk ZWZpbmUgU0lSRlNPQ19TUElfVFJBTl9NU0IgICAgICAgICAgIEJJVCgyMikKPiAtI2RlZmluZSBT SVJGU09DX1NQSV9EUlZfUE9TX0VER0UgICAgICAgQklUKDIzKQo+IC0jZGVmaW5lIFNJUkZTT0Nf U1BJX0NTX0hPTERfVElNRSAgICAgICBCSVQoMjQpCj4gLSNkZWZpbmUgU0lSRlNPQ19TUElfQ0xL X1NBTVBMRV9NT0RFICAgIEJJVCgyNSkKPiAtI2RlZmluZSBTSVJGU09DX1NQSV9UUkFOX0RBVF9G T1JNQVRfOCAgKDAgPDwgMjYpCj4gLSNkZWZpbmUgU0lSRlNPQ19TUElfVFJBTl9EQVRfRk9STUFU XzEyICgxIDw8IDI2KQo+IC0jZGVmaW5lIFNJUkZTT0NfU1BJX1RSQU5fREFUX0ZPUk1BVF8xNiAo MiA8PCAyNikKPiAtI2RlZmluZSBTSVJGU09DX1NQSV9UUkFOX0RBVF9GT1JNQVRfMzIgKDMgPDwg MjYpCj4gLSNkZWZpbmUgU0lSRlNPQ19TUElfQ01EX0JZVEVfTlVNKHgpICAgICgoeCAmIDMpIDw8 IDI4KQo+IC0jZGVmaW5lIFNJUkZTT0NfU1BJX0VOQV9BVVRPX0NMUiAgICAgICBCSVQoMzApCj4g LSNkZWZpbmUgU0lSRlNPQ19TUElfTVVMX0RBVF9NT0RFICAgICAgIEJJVCgzMSkKPiAtCj4gLS8q IEludGVycnVwdCBFbmFibGUgKi8KPiAtI2RlZmluZSBTSVJGU09DX1NQSV9SWF9ET05FX0lOVF9F TiAgICAgQklUKDApCj4gLSNkZWZpbmUgU0lSRlNPQ19TUElfVFhfRE9ORV9JTlRfRU4gICAgIEJJ VCgxKQo+IC0jZGVmaW5lIFNJUkZTT0NfU1BJX1JYX09GTE9XX0lOVF9FTiAgICBCSVQoMikKPiAt I2RlZmluZSBTSVJGU09DX1NQSV9UWF9VRkxPV19JTlRfRU4gICAgQklUKDMpCj4gLSNkZWZpbmUg U0lSRlNPQ19TUElfUlhfSU9fRE1BX0lOVF9FTiAgIEJJVCg0KQo+IC0jZGVmaW5lIFNJUkZTT0Nf U1BJX1RYX0lPX0RNQV9JTlRfRU4gICBCSVQoNSkKPiAtI2RlZmluZSBTSVJGU09DX1NQSV9SWEZJ Rk9fRlVMTF9JTlRfRU4gQklUKDYpCj4gLSNkZWZpbmUgU0lSRlNPQ19TUElfVFhGSUZPX0VNUFRZ X0lOVF9FTiAgICAgICAgQklUKDcpCj4gLSNkZWZpbmUgU0lSRlNPQ19TUElfUlhGSUZPX1RIRF9J TlRfRU4gIEJJVCg4KQo+IC0jZGVmaW5lIFNJUkZTT0NfU1BJX1RYRklGT19USERfSU5UX0VOICBC SVQoOSkKPiAtI2RlZmluZSBTSVJGU09DX1NQSV9GUk1fRU5EX0lOVF9FTiAgICAgQklUKDEwKQo+ IC0KPiAtLyogSW50ZXJydXB0IHN0YXR1cyAqLwo+IC0jZGVmaW5lIFNJUkZTT0NfU1BJX1JYX0RP TkUgICAgICAgICAgICBCSVQoMCkKPiAtI2RlZmluZSBTSVJGU09DX1NQSV9UWF9ET05FICAgICAg ICAgICAgQklUKDEpCj4gLSNkZWZpbmUgU0lSRlNPQ19TUElfUlhfT0ZMT1cgICAgICAgICAgIEJJ VCgyKQo+IC0jZGVmaW5lIFNJUkZTT0NfU1BJX1RYX1VGTE9XICAgICAgICAgICBCSVQoMykKPiAt I2RlZmluZSBTSVJGU09DX1NQSV9SWF9JT19ETUEgICAgICAgICAgQklUKDQpCj4gLSNkZWZpbmUg U0lSRlNPQ19TUElfUlhfRklGT19GVUxMICAgICAgIEJJVCg2KQo+IC0jZGVmaW5lIFNJUkZTT0Nf U1BJX1RYRklGT19FTVBUWSAgICAgICBCSVQoNykKPiAtI2RlZmluZSBTSVJGU09DX1NQSV9SWEZJ Rk9fVEhEX1JFQUNIICAgQklUKDgpCj4gLSNkZWZpbmUgU0lSRlNPQ19TUElfVFhGSUZPX1RIRF9S RUFDSCAgIEJJVCg5KQo+IC0jZGVmaW5lIFNJUkZTT0NfU1BJX0ZSTV9FTkQgICAgICAgICAgICBC SVQoMTApCj4gLQo+IC0vKiBUWCBSWCBlbmFibGUgKi8KPiAtI2RlZmluZSBTSVJGU09DX1NQSV9S WF9FTiAgICAgICAgICAgICAgQklUKDApCj4gLSNkZWZpbmUgU0lSRlNPQ19TUElfVFhfRU4gICAg ICAgICAgICAgIEJJVCgxKQo+IC0jZGVmaW5lIFNJUkZTT0NfU1BJX0NNRF9UWF9FTiAgICAgICAg ICBCSVQoMikKPiAtCj4gLSNkZWZpbmUgU0lSRlNPQ19TUElfSU9fTU9ERV9TRUwgICAgICAgICAg ICAgICAgQklUKDApCj4gLSNkZWZpbmUgU0lSRlNPQ19TUElfUlhfRE1BX0ZMVVNIICAgICAgIEJJ VCgyKQo+IC0KPiAtLyogRklGTyBPUHMgKi8KPiAtI2RlZmluZSBTSVJGU09DX1NQSV9GSUZPX1JF U0VUICAgICAgICAgQklUKDApCj4gLSNkZWZpbmUgU0lSRlNPQ19TUElfRklGT19TVEFSVCAgICAg ICAgIEJJVCgxKQo+IC0KPiAtLyogRklGTyBDVFJMICovCj4gLSNkZWZpbmUgU0lSRlNPQ19TUElf RklGT19XSURUSF9CWVRFICAgICgwIDw8IDApCj4gLSNkZWZpbmUgU0lSRlNPQ19TUElfRklGT19X SURUSF9XT1JEICAgICgxIDw8IDApCj4gLSNkZWZpbmUgU0lSRlNPQ19TUElfRklGT19XSURUSF9E V09SRCAgICgyIDw8IDApCj4gLS8qIFVTUCByZWxhdGVkICovCj4gLSNkZWZpbmUgU0lSRlNPQ19V U1BfU1lOQ19NT0RFICAgICAgICAgIEJJVCgwKQo+IC0jZGVmaW5lIFNJUkZTT0NfVVNQX1NMVl9N T0RFICAgICAgICAgICBCSVQoMSkKPiAtI2RlZmluZSBTSVJGU09DX1VTUF9MU0IgICAgICAgICAg ICAgICAgICAgICAgICBCSVQoNCkKPiAtI2RlZmluZSBTSVJGU09DX1VTUF9FTiAgICAgICAgICAg ICAgICAgQklUKDUpCj4gLSNkZWZpbmUgU0lSRlNPQ19VU1BfUlhEX0ZBTExJTkdfRURHRSAgIEJJ VCg2KQo+IC0jZGVmaW5lIFNJUkZTT0NfVVNQX1RYRF9GQUxMSU5HX0VER0UgICBCSVQoNykKPiAt I2RlZmluZSBTSVJGU09DX1VTUF9DU19ISUdIX1ZBTElEICAgICAgQklUKDkpCj4gLSNkZWZpbmUg U0lSRlNPQ19VU1BfU0NMS19JRExFX1NUQVQgICAgIEJJVCgxMSkKPiAtI2RlZmluZSBTSVJGU09D X1VTUF9URlNfSU9fTU9ERSAgICAgICAgICAgICAgICBCSVQoMTQpCj4gLSNkZWZpbmUgU0lSRlNP Q19VU1BfVEZTX0lPX0lOUFVUICAgICAgIEJJVCgxOSkKPiAtCj4gLSNkZWZpbmUgU0lSRlNPQ19V U1BfUlhEX0RFTEFZX0xFTl9NQVNLIDB4RkYKPiAtI2RlZmluZSBTSVJGU09DX1VTUF9UWERfREVM QVlfTEVOX01BU0sgMHhGRgo+IC0jZGVmaW5lIFNJUkZTT0NfVVNQX1JYRF9ERUxBWV9PRkZTRVQg ICAwCj4gLSNkZWZpbmUgU0lSRlNPQ19VU1BfVFhEX0RFTEFZX09GRlNFVCAgIDgKPiAtI2RlZmlu ZSBTSVJGU09DX1VTUF9SWERfREVMQVlfTEVOICAgICAgMQo+IC0jZGVmaW5lIFNJUkZTT0NfVVNQ X1RYRF9ERUxBWV9MRU4gICAgICAxCj4gLSNkZWZpbmUgU0lSRlNPQ19VU1BfQ0xLX0RJVklTT1Jf T0ZGU0VUIDIxCj4gLSNkZWZpbmUgU0lSRlNPQ19VU1BfQ0xLX0RJVklTT1JfTUFTSyAgIDB4M0ZG Cj4gLSNkZWZpbmUgU0lSRlNPQ19VU1BfQ0xLXzEwXzExX01BU0sgICAgIDB4Mwo+IC0jZGVmaW5l IFNJUkZTT0NfVVNQX0NMS18xMF8xMV9PRkZTRVQgICAzMAo+IC0jZGVmaW5lIFNJUkZTT0NfVVNQ X0NMS18xMl8xNV9NQVNLICAgICAweEYKPiAtI2RlZmluZSBTSVJGU09DX1VTUF9DTEtfMTJfMTVf T0ZGU0VUICAgMjQKPiAtCj4gLSNkZWZpbmUgU0lSRlNPQ19VU1BfVFhfREFUQV9PRkZTRVQgICAg IDAKPiAtI2RlZmluZSBTSVJGU09DX1VTUF9UWF9TWU5DX09GRlNFVCAgICAgOAo+IC0jZGVmaW5l IFNJUkZTT0NfVVNQX1RYX0ZSQU1FX09GRlNFVCAgICAxNgo+IC0jZGVmaW5lIFNJUkZTT0NfVVNQ X1RYX1NISUZURVJfT0ZGU0VUICAyNAo+IC0KPiAtI2RlZmluZSBTSVJGU09DX1VTUF9UWF9EQVRB X01BU0sgICAgICAgMHhGRgo+IC0jZGVmaW5lIFNJUkZTT0NfVVNQX1RYX1NZTkNfTUFTSyAgICAg ICAweEZGCj4gLSNkZWZpbmUgU0lSRlNPQ19VU1BfVFhfRlJBTUVfTUFTSyAgICAgIDB4RkYKPiAt I2RlZmluZSBTSVJGU09DX1VTUF9UWF9TSElGVEVSX01BU0sgICAgMHgxRgo+IC0KPiAtI2RlZmlu ZSBTSVJGU09DX1VTUF9SWF9EQVRBX09GRlNFVCAgICAgMAo+IC0jZGVmaW5lIFNJUkZTT0NfVVNQ X1JYX0ZSQU1FX09GRlNFVCAgICA4Cj4gLSNkZWZpbmUgU0lSRlNPQ19VU1BfUlhfU0hJRlRFUl9P RkZTRVQgIDE2Cj4gLQo+IC0jZGVmaW5lIFNJUkZTT0NfVVNQX1JYX0RBVEFfTUFTSyAgICAgICAw eEZGCj4gLSNkZWZpbmUgU0lSRlNPQ19VU1BfUlhfRlJBTUVfTUFTSyAgICAgIDB4RkYKPiAtI2Rl ZmluZSBTSVJGU09DX1VTUF9SWF9TSElGVEVSX01BU0sgICAgMHgxRgo+IC0jZGVmaW5lIFNJUkZT T0NfVVNQX0NTX0hJR0hfVkFMVUUgICAgICBCSVQoMSkKPiAtCj4gLSNkZWZpbmUgU0lSRlNPQ19T UElfRklGT19TQ19PRkZTRVQgICAgIDAKPiAtI2RlZmluZSBTSVJGU09DX1NQSV9GSUZPX0xDX09G RlNFVCAgICAgMTAKPiAtI2RlZmluZSBTSVJGU09DX1NQSV9GSUZPX0hDX09GRlNFVCAgICAgMjAK PiAtCj4gLSNkZWZpbmUgU0lSRlNPQ19TUElfRklGT19GVUxMX01BU0socykgICgxIDw8ICgocykt PmZpZm9fZnVsbF9vZmZzZXQpKQo+IC0jZGVmaW5lIFNJUkZTT0NfU1BJX0ZJRk9fRU1QVFlfTUFT SyhzKSAoMSA8PCAoKHMpLT5maWZvX2Z1bGxfb2Zmc2V0ICsgMSkpCj4gLSNkZWZpbmUgU0lSRlNP Q19TUElfRklGT19USERfTUFTSyhzKSAgICgocyktPmZpZm9fc2l6ZSAtIDEpCj4gLSNkZWZpbmUg U0lSRlNPQ19TUElfRklGT19USERfT0ZGU0VUICAgIDIKPiAtI2RlZmluZSBTSVJGU09DX1NQSV9G SUZPX0xFVkVMX0NIS19NQVNLKHMsIHZhbCkgICAgICAgIFwKPiAtICAgICAgICgodmFsKSAmIChz KS0+Zmlmb19sZXZlbF9jaGtfbWFzaykKPiAtCj4gLWVudW0gc2lyZl9zcGlfdHlwZSB7Cj4gLSAg ICAgICBTSVJGX1JFQUxfU1BJLAo+IC0gICAgICAgU0lSRl9VU1BfU1BJX1AyLAo+IC0gICAgICAg U0lSRl9VU1BfU1BJX0E3LAo+IC19Owo+IC0KPiAtLyoKPiAtICogb25seSBpZiB0aGUgcngvdHgg YnVmZmVyIGFuZCB0cmFuc2ZlciBzaXplIGFyZSA0LWJ5dGVzIGFsaWduZWQsIHdlIHVzZSBkbWEK PiAtICogZHVlIHRvIHRoZSBsaW1pdGF0aW9uIG9mIGRtYSBjb250cm9sbGVyCj4gLSAqLwo+IC0K PiAtI2RlZmluZSBBTElHTkVEKHgpICghKCh1MzIpeCAmIDB4MykpCj4gLSNkZWZpbmUgSVNfRE1B X1ZBTElEKHgpICh4ICYmIEFMSUdORUQoeC0+dHhfYnVmKSAmJiBBTElHTkVEKHgtPnJ4X2J1Zikg JiYgXAo+IC0gICAgICAgQUxJR05FRCh4LT5sZW4pICYmICh4LT5sZW4gPCAyICogUEFHRV9TSVpF KSkKPiAtCj4gLSNkZWZpbmUgU0lSRlNPQ19NQVhfQ01EX0JZVEVTICA0Cj4gLSNkZWZpbmUgU0lS RlNPQ19TUElfREVGQVVMVF9GUlEgMTAwMDAwMAo+IC0KPiAtc3RydWN0IHNpcmZfc3BpX3JlZ2lz dGVyIHsKPiAtICAgICAgIC8qU1BJIGFuZCBVU1AtU1BJIGNvbW1vbiovCj4gLSAgICAgICB1MzIg dHhfcnhfZW47Cj4gLSAgICAgICB1MzIgaW50X2VuOwo+IC0gICAgICAgdTMyIGludF9zdDsKPiAt ICAgICAgIHUzMiB0eF9kbWFfaW9fY3RybDsKPiAtICAgICAgIHUzMiB0eF9kbWFfaW9fbGVuOwo+ IC0gICAgICAgdTMyIHR4Zmlmb19jdHJsOwo+IC0gICAgICAgdTMyIHR4Zmlmb19sZXZlbF9jaGs7 Cj4gLSAgICAgICB1MzIgdHhmaWZvX29wOwo+IC0gICAgICAgdTMyIHR4Zmlmb19zdDsKPiAtICAg ICAgIHUzMiB0eGZpZm9fZGF0YTsKPiAtICAgICAgIHUzMiByeF9kbWFfaW9fY3RybDsKPiAtICAg ICAgIHUzMiByeF9kbWFfaW9fbGVuOwo+IC0gICAgICAgdTMyIHJ4Zmlmb19jdHJsOwo+IC0gICAg ICAgdTMyIHJ4Zmlmb19sZXZlbF9jaGs7Cj4gLSAgICAgICB1MzIgcnhmaWZvX29wOwo+IC0gICAg ICAgdTMyIHJ4Zmlmb19zdDsKPiAtICAgICAgIHUzMiByeGZpZm9fZGF0YTsKPiAtICAgICAgIC8q U1BJIHNlbGYqLwo+IC0gICAgICAgdTMyIHNwaV9jdHJsOwo+IC0gICAgICAgdTMyIHNwaV9jbWQ7 Cj4gLSAgICAgICB1MzIgc3BpX2R1bW15X2RlbGF5X2N0cmw7Cj4gLSAgICAgICAvKlVTUC1TUEkg c2VsZiovCj4gLSAgICAgICB1MzIgdXNwX21vZGUxOwo+IC0gICAgICAgdTMyIHVzcF9tb2RlMjsK PiAtICAgICAgIHUzMiB1c3BfdHhfZnJhbWVfY3RybDsKPiAtICAgICAgIHUzMiB1c3BfcnhfZnJh bWVfY3RybDsKPiAtICAgICAgIHUzMiB1c3BfcGluX2lvX2RhdGE7Cj4gLSAgICAgICB1MzIgdXNw X3Jpc2NfZHNwX21vZGU7Cj4gLSAgICAgICB1MzIgdXNwX2FzeW5jX3BhcmFtX3JlZzsKPiAtICAg ICAgIHUzMiB1c3BfaXJkYV94X21vZGVfZGl2Owo+IC0gICAgICAgdTMyIHVzcF9zbV9jZmc7Cj4g LSAgICAgICB1MzIgdXNwX2ludF9lbl9jbHI7Cj4gLX07Cj4gLQo+IC1zdGF0aWMgY29uc3Qgc3Ry dWN0IHNpcmZfc3BpX3JlZ2lzdGVyIHJlYWxfc3BpX3JlZ2lzdGVyID0gewo+IC0gICAgICAgLnR4 X3J4X2VuICAgICAgICAgICAgICAgPSAweDgsCj4gLSAgICAgICAuaW50X2VuICAgICAgICAgPSAw eGMsCj4gLSAgICAgICAuaW50X3N0ICAgICAgICAgPSAweDEwLAo+IC0gICAgICAgLnR4X2RtYV9p b19jdHJsID0gMHgxMDAsCj4gLSAgICAgICAudHhfZG1hX2lvX2xlbiAgPSAweDEwNCwKPiAtICAg ICAgIC50eGZpZm9fY3RybCAgICA9IDB4MTA4LAo+IC0gICAgICAgLnR4Zmlmb19sZXZlbF9jaGsg ICAgICAgPSAweDEwYywKPiAtICAgICAgIC50eGZpZm9fb3AgICAgICAgICAgICAgID0gMHgxMTAs Cj4gLSAgICAgICAudHhmaWZvX3N0ICAgICAgICAgICAgICA9IDB4MTE0LAo+IC0gICAgICAgLnR4 Zmlmb19kYXRhICAgID0gMHgxMTgsCj4gLSAgICAgICAucnhfZG1hX2lvX2N0cmwgPSAweDEyMCwK PiAtICAgICAgIC5yeF9kbWFfaW9fbGVuICA9IDB4MTI0LAo+IC0gICAgICAgLnJ4Zmlmb19jdHJs ICAgID0gMHgxMjgsCj4gLSAgICAgICAucnhmaWZvX2xldmVsX2NoayAgICAgICA9IDB4MTJjLAo+ IC0gICAgICAgLnJ4Zmlmb19vcCAgICAgICAgICAgICAgPSAweDEzMCwKPiAtICAgICAgIC5yeGZp Zm9fc3QgICAgICAgICAgICAgID0gMHgxMzQsCj4gLSAgICAgICAucnhmaWZvX2RhdGEgICAgPSAw eDEzOCwKPiAtICAgICAgIC5zcGlfY3RybCAgICAgICAgICAgICAgID0gMHgwLAo+IC0gICAgICAg LnNwaV9jbWQgICAgICAgICAgICAgICAgPSAweDQsCj4gLSAgICAgICAuc3BpX2R1bW15X2RlbGF5 X2N0cmwgICA9IDB4MTQ0LAo+IC19Owo+IC0KPiAtc3RhdGljIGNvbnN0IHN0cnVjdCBzaXJmX3Nw aV9yZWdpc3RlciB1c3Bfc3BpX3JlZ2lzdGVyID0gewo+IC0gICAgICAgLnR4X3J4X2VuICAgICAg ICAgICAgICAgPSAweDEwLAo+IC0gICAgICAgLmludF9lbiAgICAgICAgID0gMHgxNCwKPiAtICAg ICAgIC5pbnRfc3QgICAgICAgICA9IDB4MTgsCj4gLSAgICAgICAudHhfZG1hX2lvX2N0cmwgPSAw eDEwMCwKPiAtICAgICAgIC50eF9kbWFfaW9fbGVuICA9IDB4MTA0LAo+IC0gICAgICAgLnR4Zmlm b19jdHJsICAgID0gMHgxMDgsCj4gLSAgICAgICAudHhmaWZvX2xldmVsX2NoayAgICAgICA9IDB4 MTBjLAo+IC0gICAgICAgLnR4Zmlmb19vcCAgICAgICAgICAgICAgPSAweDExMCwKPiAtICAgICAg IC50eGZpZm9fc3QgICAgICAgICAgICAgID0gMHgxMTQsCj4gLSAgICAgICAudHhmaWZvX2RhdGEg ICAgPSAweDExOCwKPiAtICAgICAgIC5yeF9kbWFfaW9fY3RybCA9IDB4MTIwLAo+IC0gICAgICAg LnJ4X2RtYV9pb19sZW4gID0gMHgxMjQsCj4gLSAgICAgICAucnhmaWZvX2N0cmwgICAgPSAweDEy OCwKPiAtICAgICAgIC5yeGZpZm9fbGV2ZWxfY2hrICAgICAgID0gMHgxMmMsCj4gLSAgICAgICAu cnhmaWZvX29wICAgICAgICAgICAgICA9IDB4MTMwLAo+IC0gICAgICAgLnJ4Zmlmb19zdCAgICAg ICAgICAgICAgPSAweDEzNCwKPiAtICAgICAgIC5yeGZpZm9fZGF0YSAgICA9IDB4MTM4LAo+IC0g ICAgICAgLnVzcF9tb2RlMSAgICAgICAgICAgICAgPSAweDAsCj4gLSAgICAgICAudXNwX21vZGUy ICAgICAgICAgICAgICA9IDB4NCwKPiAtICAgICAgIC51c3BfdHhfZnJhbWVfY3RybCAgICAgID0g MHg4LAo+IC0gICAgICAgLnVzcF9yeF9mcmFtZV9jdHJsICAgICAgPSAweGMsCj4gLSAgICAgICAu dXNwX3Bpbl9pb19kYXRhICAgICAgICA9IDB4MWMsCj4gLSAgICAgICAudXNwX3Jpc2NfZHNwX21v ZGUgICAgICA9IDB4MjAsCj4gLSAgICAgICAudXNwX2FzeW5jX3BhcmFtX3JlZyAgICA9IDB4MjQs Cj4gLSAgICAgICAudXNwX2lyZGFfeF9tb2RlX2RpdiAgICA9IDB4MjgsCj4gLSAgICAgICAudXNw X3NtX2NmZyAgICAgICAgICAgICA9IDB4MmMsCj4gLSAgICAgICAudXNwX2ludF9lbl9jbHIgICAg ICAgICA9IDB4MTQwLAo+IC19Owo+IC0KPiAtc3RydWN0IHNpcmZzb2Nfc3BpIHsKPiAtICAgICAg IHN0cnVjdCBzcGlfYml0YmFuZyBiaXRiYW5nOwo+IC0gICAgICAgc3RydWN0IGNvbXBsZXRpb24g cnhfZG9uZTsKPiAtICAgICAgIHN0cnVjdCBjb21wbGV0aW9uIHR4X2RvbmU7Cj4gLQo+IC0gICAg ICAgdm9pZCBfX2lvbWVtICpiYXNlOwo+IC0gICAgICAgdTMyIGN0cmxfZnJlcTsgIC8qIFNQSSBj b250cm9sbGVyIGNsb2NrIHNwZWVkICovCj4gLSAgICAgICBzdHJ1Y3QgY2xrICpjbGs7Cj4gLQo+ IC0gICAgICAgLyogcnggJiB0eCBidWZzIGZyb20gdGhlIHNwaV90cmFuc2ZlciAqLwo+IC0gICAg ICAgY29uc3Qgdm9pZCAqdHg7Cj4gLSAgICAgICB2b2lkICpyeDsKPiAtCj4gLSAgICAgICAvKiBw bGFjZSByZWNlaXZlZCB3b3JkIGludG8gcnggYnVmZmVyICovCj4gLSAgICAgICB2b2lkICgqcnhf d29yZCkgKHN0cnVjdCBzaXJmc29jX3NwaSAqKTsKPiAtICAgICAgIC8qIGdldCB3b3JkIGZyb20g dHggYnVmZmVyIGZvciBzZW5kaW5nICovCj4gLSAgICAgICB2b2lkICgqdHhfd29yZCkgKHN0cnVj dCBzaXJmc29jX3NwaSAqKTsKPiAtCj4gLSAgICAgICAvKiBudW1iZXIgb2Ygd29yZHMgbGVmdCB0 byBiZSB0cmFubWl0dGVkL3JlY2VpdmVkICovCj4gLSAgICAgICB1bnNpZ25lZCBpbnQgbGVmdF90 eF93b3JkOwo+IC0gICAgICAgdW5zaWduZWQgaW50IGxlZnRfcnhfd29yZDsKPiAtCj4gLSAgICAg ICAvKiByeCAmIHR4IERNQSBjaGFubmVscyAqLwo+IC0gICAgICAgc3RydWN0IGRtYV9jaGFuICpy eF9jaGFuOwo+IC0gICAgICAgc3RydWN0IGRtYV9jaGFuICp0eF9jaGFuOwo+IC0gICAgICAgZG1h X2FkZHJfdCBzcmNfc3RhcnQ7Cj4gLSAgICAgICBkbWFfYWRkcl90IGRzdF9zdGFydDsKPiAtICAg ICAgIGludCB3b3JkX3dpZHRoOyAvKiBpbiBieXRlcyAqLwo+IC0KPiAtICAgICAgIC8qCj4gLSAg ICAgICAgKiBpZiB0eCBzaXplIGlzIG5vdCBtb3JlIHRoYW4gNCBhbmQgcnggc2l6ZSBpcyBOVUxM LCB1c2UKPiAtICAgICAgICAqIGNvbW1hbmQgbW9kZWwKPiAtICAgICAgICAqLwo+IC0gICAgICAg Ym9vbCAgICB0eF9ieV9jbWQ7Cj4gLSAgICAgICBib29sICAgIGh3X2NzOwo+IC0gICAgICAgZW51 bSBzaXJmX3NwaV90eXBlIHR5cGU7Cj4gLSAgICAgICBjb25zdCBzdHJ1Y3Qgc2lyZl9zcGlfcmVn aXN0ZXIgKnJlZ3M7Cj4gLSAgICAgICB1bnNpZ25lZCBpbnQgZmlmb19zaXplOwo+IC0gICAgICAg LyogZmlmbyBlbXB0eSBvZmZzZXQgaXMgKGZpZm8gZnVsbCBvZmZzZXQgKyAxKSovCj4gLSAgICAg ICB1bnNpZ25lZCBpbnQgZmlmb19mdWxsX29mZnNldDsKPiAtICAgICAgIC8qIGZpZm9fbGV2ZWxf Y2hrX21hc2sgaXMgKGZpZm9fc2l6ZS80IC0gMSkgKi8KPiAtICAgICAgIHVuc2lnbmVkIGludCBm aWZvX2xldmVsX2Noa19tYXNrOwo+IC0gICAgICAgdW5zaWduZWQgaW50IGRhdF9tYXhfZnJtX2xl bjsKPiAtfTsKPiAtCj4gLXN0cnVjdCBzaXJmX3NwaV9jb21wX2RhdGEgewo+IC0gICAgICAgY29u c3Qgc3RydWN0IHNpcmZfc3BpX3JlZ2lzdGVyICpyZWdzOwo+IC0gICAgICAgZW51bSBzaXJmX3Nw aV90eXBlIHR5cGU7Cj4gLSAgICAgICB1bnNpZ25lZCBpbnQgZGF0X21heF9mcm1fbGVuOwo+IC0g ICAgICAgdW5zaWduZWQgaW50IGZpZm9fc2l6ZTsKPiAtICAgICAgIHZvaWQgKCpod2luaXQpKHN0 cnVjdCBzaXJmc29jX3NwaSAqc3NwaSk7Cj4gLX07Cj4gLQo+IC1zdGF0aWMgdm9pZCBzaXJmc29j X3VzcF9od2luaXQoc3RydWN0IHNpcmZzb2Nfc3BpICpzc3BpKQo+IC17Cj4gLSAgICAgICAvKiBy ZXNldCBVU1AgYW5kIGxldCBVU1AgY2FuIG9wZXJhdGUgKi8KPiAtICAgICAgIHdyaXRlbChyZWFk bChzc3BpLT5iYXNlICsgc3NwaS0+cmVncy0+dXNwX21vZGUxKSAmCj4gLSAgICAgICAgICAgICAg IH5TSVJGU09DX1VTUF9FTiwgc3NwaS0+YmFzZSArIHNzcGktPnJlZ3MtPnVzcF9tb2RlMSk7Cj4g LSAgICAgICB3cml0ZWwocmVhZGwoc3NwaS0+YmFzZSArIHNzcGktPnJlZ3MtPnVzcF9tb2RlMSkg fAo+IC0gICAgICAgICAgICAgICBTSVJGU09DX1VTUF9FTiwgc3NwaS0+YmFzZSArIHNzcGktPnJl Z3MtPnVzcF9tb2RlMSk7Cj4gLX0KPiAtCj4gLXN0YXRpYyB2b2lkIHNwaV9zaXJmc29jX3J4X3dv cmRfdTgoc3RydWN0IHNpcmZzb2Nfc3BpICpzc3BpKQo+IC17Cj4gLSAgICAgICB1MzIgZGF0YTsK PiAtICAgICAgIHU4ICpyeCA9IHNzcGktPnJ4Owo+IC0KPiAtICAgICAgIGRhdGEgPSByZWFkbChz c3BpLT5iYXNlICsgc3NwaS0+cmVncy0+cnhmaWZvX2RhdGEpOwo+IC0KPiAtICAgICAgIGlmIChy eCkgewo+IC0gICAgICAgICAgICAgICAqcngrKyA9ICh1OCkgZGF0YTsKPiAtICAgICAgICAgICAg ICAgc3NwaS0+cnggPSByeDsKPiAtICAgICAgIH0KPiAtCj4gLSAgICAgICBzc3BpLT5sZWZ0X3J4 X3dvcmQtLTsKPiAtfQo+IC0KPiAtc3RhdGljIHZvaWQgc3BpX3NpcmZzb2NfdHhfd29yZF91OChz dHJ1Y3Qgc2lyZnNvY19zcGkgKnNzcGkpCj4gLXsKPiAtICAgICAgIHUzMiBkYXRhID0gMDsKPiAt ICAgICAgIGNvbnN0IHU4ICp0eCA9IHNzcGktPnR4Owo+IC0KPiAtICAgICAgIGlmICh0eCkgewo+ IC0gICAgICAgICAgICAgICBkYXRhID0gKnR4Kys7Cj4gLSAgICAgICAgICAgICAgIHNzcGktPnR4 ID0gdHg7Cj4gLSAgICAgICB9Cj4gLSAgICAgICB3cml0ZWwoZGF0YSwgc3NwaS0+YmFzZSArIHNz cGktPnJlZ3MtPnR4Zmlmb19kYXRhKTsKPiAtICAgICAgIHNzcGktPmxlZnRfdHhfd29yZC0tOwo+ IC19Cj4gLQo+IC1zdGF0aWMgdm9pZCBzcGlfc2lyZnNvY19yeF93b3JkX3UxNihzdHJ1Y3Qgc2ly ZnNvY19zcGkgKnNzcGkpCj4gLXsKPiAtICAgICAgIHUzMiBkYXRhOwo+IC0gICAgICAgdTE2ICpy eCA9IHNzcGktPnJ4Owo+IC0KPiAtICAgICAgIGRhdGEgPSByZWFkbChzc3BpLT5iYXNlICsgc3Nw aS0+cmVncy0+cnhmaWZvX2RhdGEpOwo+IC0KPiAtICAgICAgIGlmIChyeCkgewo+IC0gICAgICAg ICAgICAgICAqcngrKyA9ICh1MTYpIGRhdGE7Cj4gLSAgICAgICAgICAgICAgIHNzcGktPnJ4ID0g cng7Cj4gLSAgICAgICB9Cj4gLQo+IC0gICAgICAgc3NwaS0+bGVmdF9yeF93b3JkLS07Cj4gLX0K PiAtCj4gLXN0YXRpYyB2b2lkIHNwaV9zaXJmc29jX3R4X3dvcmRfdTE2KHN0cnVjdCBzaXJmc29j X3NwaSAqc3NwaSkKPiAtewo+IC0gICAgICAgdTMyIGRhdGEgPSAwOwo+IC0gICAgICAgY29uc3Qg dTE2ICp0eCA9IHNzcGktPnR4Owo+IC0KPiAtICAgICAgIGlmICh0eCkgewo+IC0gICAgICAgICAg ICAgICBkYXRhID0gKnR4Kys7Cj4gLSAgICAgICAgICAgICAgIHNzcGktPnR4ID0gdHg7Cj4gLSAg ICAgICB9Cj4gLQo+IC0gICAgICAgd3JpdGVsKGRhdGEsIHNzcGktPmJhc2UgKyBzc3BpLT5yZWdz LT50eGZpZm9fZGF0YSk7Cj4gLSAgICAgICBzc3BpLT5sZWZ0X3R4X3dvcmQtLTsKPiAtfQo+IC0K PiAtc3RhdGljIHZvaWQgc3BpX3NpcmZzb2Nfcnhfd29yZF91MzIoc3RydWN0IHNpcmZzb2Nfc3Bp ICpzc3BpKQo+IC17Cj4gLSAgICAgICB1MzIgZGF0YTsKPiAtICAgICAgIHUzMiAqcnggPSBzc3Bp LT5yeDsKPiAtCj4gLSAgICAgICBkYXRhID0gcmVhZGwoc3NwaS0+YmFzZSArIHNzcGktPnJlZ3Mt PnJ4Zmlmb19kYXRhKTsKPiAtCj4gLSAgICAgICBpZiAocngpIHsKPiAtICAgICAgICAgICAgICAg KnJ4KysgPSAodTMyKSBkYXRhOwo+IC0gICAgICAgICAgICAgICBzc3BpLT5yeCA9IHJ4Owo+IC0g ICAgICAgfQo+IC0KPiAtICAgICAgIHNzcGktPmxlZnRfcnhfd29yZC0tOwo+IC0KPiAtfQo+IC0K PiAtc3RhdGljIHZvaWQgc3BpX3NpcmZzb2NfdHhfd29yZF91MzIoc3RydWN0IHNpcmZzb2Nfc3Bp ICpzc3BpKQo+IC17Cj4gLSAgICAgICB1MzIgZGF0YSA9IDA7Cj4gLSAgICAgICBjb25zdCB1MzIg KnR4ID0gc3NwaS0+dHg7Cj4gLQo+IC0gICAgICAgaWYgKHR4KSB7Cj4gLSAgICAgICAgICAgICAg IGRhdGEgPSAqdHgrKzsKPiAtICAgICAgICAgICAgICAgc3NwaS0+dHggPSB0eDsKPiAtICAgICAg IH0KPiAtCj4gLSAgICAgICB3cml0ZWwoZGF0YSwgc3NwaS0+YmFzZSArIHNzcGktPnJlZ3MtPnR4 Zmlmb19kYXRhKTsKPiAtICAgICAgIHNzcGktPmxlZnRfdHhfd29yZC0tOwo+IC19Cj4gLQo+IC1z dGF0aWMgaXJxcmV0dXJuX3Qgc3BpX3NpcmZzb2NfaXJxKGludCBpcnEsIHZvaWQgKmRldl9pZCkK PiAtewo+IC0gICAgICAgc3RydWN0IHNpcmZzb2Nfc3BpICpzc3BpID0gZGV2X2lkOwo+IC0gICAg ICAgdTMyIHNwaV9zdGF0Owo+IC0KPiAtICAgICAgIHNwaV9zdGF0ID0gcmVhZGwoc3NwaS0+YmFz ZSArIHNzcGktPnJlZ3MtPmludF9zdCk7Cj4gLSAgICAgICBpZiAoc3NwaS0+dHhfYnlfY21kICYm IHNzcGktPnR5cGUgPT0gU0lSRl9SRUFMX1NQSQo+IC0gICAgICAgICAgICAgICAmJiAoc3BpX3N0 YXQgJiBTSVJGU09DX1NQSV9GUk1fRU5EKSkgewo+IC0gICAgICAgICAgICAgICBjb21wbGV0ZSgm c3NwaS0+dHhfZG9uZSk7Cj4gLSAgICAgICAgICAgICAgIHdyaXRlbCgweDAsIHNzcGktPmJhc2Ug KyBzc3BpLT5yZWdzLT5pbnRfZW4pOwo+IC0gICAgICAgICAgICAgICB3cml0ZWwocmVhZGwoc3Nw aS0+YmFzZSArIHNzcGktPnJlZ3MtPmludF9zdCksCj4gLSAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICBzc3BpLT5iYXNlICsgc3NwaS0+cmVncy0+aW50X3N0KTsKPiAtICAgICAgICAgICAg ICAgcmV0dXJuIElSUV9IQU5ETEVEOwo+IC0gICAgICAgfQo+IC0gICAgICAgLyogRXJyb3IgQ29u ZGl0aW9ucyAqLwo+IC0gICAgICAgaWYgKHNwaV9zdGF0ICYgU0lSRlNPQ19TUElfUlhfT0ZMT1cg fHwKPiAtICAgICAgICAgICAgICAgICAgICAgICBzcGlfc3RhdCAmIFNJUkZTT0NfU1BJX1RYX1VG TE9XKSB7Cj4gLSAgICAgICAgICAgICAgIGNvbXBsZXRlKCZzc3BpLT50eF9kb25lKTsKPiAtICAg ICAgICAgICAgICAgY29tcGxldGUoJnNzcGktPnJ4X2RvbmUpOwo+IC0gICAgICAgICAgICAgICBz d2l0Y2ggKHNzcGktPnR5cGUpIHsKPiAtICAgICAgICAgICAgICAgY2FzZSBTSVJGX1JFQUxfU1BJ Ogo+IC0gICAgICAgICAgICAgICBjYXNlIFNJUkZfVVNQX1NQSV9QMjoKPiAtICAgICAgICAgICAg ICAgICAgICAgICB3cml0ZWwoMHgwLCBzc3BpLT5iYXNlICsgc3NwaS0+cmVncy0+aW50X2VuKTsK PiAtICAgICAgICAgICAgICAgICAgICAgICBicmVhazsKPiAtICAgICAgICAgICAgICAgY2FzZSBT SVJGX1VTUF9TUElfQTc6Cj4gLSAgICAgICAgICAgICAgICAgICAgICAgd3JpdGVsKH4wVUwsIHNz cGktPmJhc2UgKyBzc3BpLT5yZWdzLT51c3BfaW50X2VuX2Nscik7Cj4gLSAgICAgICAgICAgICAg ICAgICAgICAgYnJlYWs7Cj4gLSAgICAgICAgICAgICAgIH0KPiAtICAgICAgICAgICAgICAgd3Jp dGVsKHJlYWRsKHNzcGktPmJhc2UgKyBzc3BpLT5yZWdzLT5pbnRfc3QpLAo+IC0gICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgc3NwaS0+YmFzZSArIHNzcGktPnJlZ3MtPmludF9zdCk7Cj4g LSAgICAgICAgICAgICAgIHJldHVybiBJUlFfSEFORExFRDsKPiAtICAgICAgIH0KPiAtICAgICAg IGlmIChzcGlfc3RhdCAmIFNJUkZTT0NfU1BJX1RYRklGT19FTVBUWSkKPiAtICAgICAgICAgICAg ICAgY29tcGxldGUoJnNzcGktPnR4X2RvbmUpOwo+IC0gICAgICAgd2hpbGUgKCEocmVhZGwoc3Nw aS0+YmFzZSArIHNzcGktPnJlZ3MtPmludF9zdCkgJgo+IC0gICAgICAgICAgICAgICBTSVJGU09D X1NQSV9SWF9JT19ETUEpKQo+IC0gICAgICAgICAgICAgICBjcHVfcmVsYXgoKTsKPiAtICAgICAg IGNvbXBsZXRlKCZzc3BpLT5yeF9kb25lKTsKPiAtICAgICAgIHN3aXRjaCAoc3NwaS0+dHlwZSkg ewo+IC0gICAgICAgY2FzZSBTSVJGX1JFQUxfU1BJOgo+IC0gICAgICAgY2FzZSBTSVJGX1VTUF9T UElfUDI6Cj4gLSAgICAgICAgICAgICAgIHdyaXRlbCgweDAsIHNzcGktPmJhc2UgKyBzc3BpLT5y ZWdzLT5pbnRfZW4pOwo+IC0gICAgICAgICAgICAgICBicmVhazsKPiAtICAgICAgIGNhc2UgU0lS Rl9VU1BfU1BJX0E3Ogo+IC0gICAgICAgICAgICAgICB3cml0ZWwofjBVTCwgc3NwaS0+YmFzZSAr IHNzcGktPnJlZ3MtPnVzcF9pbnRfZW5fY2xyKTsKPiAtICAgICAgICAgICAgICAgYnJlYWs7Cj4g LSAgICAgICB9Cj4gLSAgICAgICB3cml0ZWwocmVhZGwoc3NwaS0+YmFzZSArIHNzcGktPnJlZ3Mt PmludF9zdCksCj4gLSAgICAgICAgICAgICAgICAgICAgICAgc3NwaS0+YmFzZSArIHNzcGktPnJl Z3MtPmludF9zdCk7Cj4gLQo+IC0gICAgICAgcmV0dXJuIElSUV9IQU5ETEVEOwo+IC19Cj4gLQo+ IC1zdGF0aWMgdm9pZCBzcGlfc2lyZnNvY19kbWFfZmluaV9jYWxsYmFjayh2b2lkICpkYXRhKQo+ IC17Cj4gLSAgICAgICBzdHJ1Y3QgY29tcGxldGlvbiAqZG1hX2NvbXBsZXRlID0gZGF0YTsKPiAt Cj4gLSAgICAgICBjb21wbGV0ZShkbWFfY29tcGxldGUpOwo+IC19Cj4gLQo+IC1zdGF0aWMgdm9p ZCBzcGlfc2lyZnNvY19jbWRfdHJhbnNmZXIoc3RydWN0IHNwaV9kZXZpY2UgKnNwaSwKPiAtICAg ICAgIHN0cnVjdCBzcGlfdHJhbnNmZXIgKnQpCj4gLXsKPiAtICAgICAgIHN0cnVjdCBzaXJmc29j X3NwaSAqc3NwaTsKPiAtICAgICAgIGludCB0aW1lb3V0ID0gdC0+bGVuICogMTA7Cj4gLSAgICAg ICB1MzIgY21kOwo+IC0KPiAtICAgICAgIHNzcGkgPSBzcGlfbWFzdGVyX2dldF9kZXZkYXRhKHNw aS0+bWFzdGVyKTsKPiAtICAgICAgIHdyaXRlbChTSVJGU09DX1NQSV9GSUZPX1JFU0VULCBzc3Bp LT5iYXNlICsgc3NwaS0+cmVncy0+dHhmaWZvX29wKTsKPiAtICAgICAgIHdyaXRlbChTSVJGU09D X1NQSV9GSUZPX1NUQVJULCBzc3BpLT5iYXNlICsgc3NwaS0+cmVncy0+dHhmaWZvX29wKTsKPiAt ICAgICAgIG1lbWNweSgmY21kLCBzc3BpLT50eCwgdC0+bGVuKTsKPiAtICAgICAgIGlmIChzc3Bp LT53b3JkX3dpZHRoID09IDEgJiYgIShzcGktPm1vZGUgJiBTUElfTFNCX0ZJUlNUKSkKPiAtICAg ICAgICAgICAgICAgY21kID0gY3B1X3RvX2JlMzIoY21kKSA+Pgo+IC0gICAgICAgICAgICAgICAg ICAgICAgICgoU0lSRlNPQ19NQVhfQ01EX0JZVEVTIC0gdC0+bGVuKSAqIDgpOwo+IC0gICAgICAg aWYgKHNzcGktPndvcmRfd2lkdGggPT0gMiAmJiB0LT5sZW4gPT0gNCAmJgo+IC0gICAgICAgICAg ICAgICAgICAgICAgICghKHNwaS0+bW9kZSAmIFNQSV9MU0JfRklSU1QpKSkKPiAtICAgICAgICAg ICAgICAgY21kID0gKChjbWQgJiAweGZmZmYpIDw8IDE2KSB8IChjbWQgPj4gMTYpOwo+IC0gICAg ICAgd3JpdGVsKGNtZCwgc3NwaS0+YmFzZSArIHNzcGktPnJlZ3MtPnNwaV9jbWQpOwo+IC0gICAg ICAgd3JpdGVsKFNJUkZTT0NfU1BJX0ZSTV9FTkRfSU5UX0VOLAo+IC0gICAgICAgICAgICAgICBz c3BpLT5iYXNlICsgc3NwaS0+cmVncy0+aW50X2VuKTsKPiAtICAgICAgIHdyaXRlbChTSVJGU09D X1NQSV9DTURfVFhfRU4sCj4gLSAgICAgICAgICAgICAgIHNzcGktPmJhc2UgKyBzc3BpLT5yZWdz LT50eF9yeF9lbik7Cj4gLSAgICAgICBpZiAod2FpdF9mb3JfY29tcGxldGlvbl90aW1lb3V0KCZz c3BpLT50eF9kb25lLCB0aW1lb3V0KSA9PSAwKSB7Cj4gLSAgICAgICAgICAgICAgIGRldl9lcnIo JnNwaS0+ZGV2LCAiY21kIHRyYW5zZmVyIHRpbWVvdXRcbiIpOwo+IC0gICAgICAgICAgICAgICBy ZXR1cm47Cj4gLSAgICAgICB9Cj4gLSAgICAgICBzc3BpLT5sZWZ0X3J4X3dvcmQgLT0gdC0+bGVu Owo+IC19Cj4gLQo+IC1zdGF0aWMgdm9pZCBzcGlfc2lyZnNvY19kbWFfdHJhbnNmZXIoc3RydWN0 IHNwaV9kZXZpY2UgKnNwaSwKPiAtICAgICAgIHN0cnVjdCBzcGlfdHJhbnNmZXIgKnQpCj4gLXsK PiAtICAgICAgIHN0cnVjdCBzaXJmc29jX3NwaSAqc3NwaTsKPiAtICAgICAgIHN0cnVjdCBkbWFf YXN5bmNfdHhfZGVzY3JpcHRvciAqcnhfZGVzYywgKnR4X2Rlc2M7Cj4gLSAgICAgICBpbnQgdGlt ZW91dCA9IHQtPmxlbiAqIDEwOwo+IC0KPiAtICAgICAgIHNzcGkgPSBzcGlfbWFzdGVyX2dldF9k ZXZkYXRhKHNwaS0+bWFzdGVyKTsKPiAtICAgICAgIHdyaXRlbChTSVJGU09DX1NQSV9GSUZPX1JF U0VULCBzc3BpLT5iYXNlICsgc3NwaS0+cmVncy0+cnhmaWZvX29wKTsKPiAtICAgICAgIHdyaXRl bChTSVJGU09DX1NQSV9GSUZPX1JFU0VULCBzc3BpLT5iYXNlICsgc3NwaS0+cmVncy0+dHhmaWZv X29wKTsKPiAtICAgICAgIHN3aXRjaCAoc3NwaS0+dHlwZSkgewo+IC0gICAgICAgY2FzZSBTSVJG X1JFQUxfU1BJOgo+IC0gICAgICAgICAgICAgICB3cml0ZWwoU0lSRlNPQ19TUElfRklGT19TVEFS VCwKPiAtICAgICAgICAgICAgICAgICAgICAgICBzc3BpLT5iYXNlICsgc3NwaS0+cmVncy0+cnhm aWZvX29wKTsKPiAtICAgICAgICAgICAgICAgd3JpdGVsKFNJUkZTT0NfU1BJX0ZJRk9fU1RBUlQs Cj4gLSAgICAgICAgICAgICAgICAgICAgICAgc3NwaS0+YmFzZSArIHNzcGktPnJlZ3MtPnR4Zmlm b19vcCk7Cj4gLSAgICAgICAgICAgICAgIHdyaXRlbCgwLCBzc3BpLT5iYXNlICsgc3NwaS0+cmVn cy0+aW50X2VuKTsKPiAtICAgICAgICAgICAgICAgYnJlYWs7Cj4gLSAgICAgICBjYXNlIFNJUkZf VVNQX1NQSV9QMjoKPiAtICAgICAgICAgICAgICAgd3JpdGVsKDB4MCwgc3NwaS0+YmFzZSArIHNz cGktPnJlZ3MtPnJ4Zmlmb19vcCk7Cj4gLSAgICAgICAgICAgICAgIHdyaXRlbCgweDAsIHNzcGkt PmJhc2UgKyBzc3BpLT5yZWdzLT50eGZpZm9fb3ApOwo+IC0gICAgICAgICAgICAgICB3cml0ZWwo MCwgc3NwaS0+YmFzZSArIHNzcGktPnJlZ3MtPmludF9lbik7Cj4gLSAgICAgICAgICAgICAgIGJy ZWFrOwo+IC0gICAgICAgY2FzZSBTSVJGX1VTUF9TUElfQTc6Cj4gLSAgICAgICAgICAgICAgIHdy aXRlbCgweDAsIHNzcGktPmJhc2UgKyBzc3BpLT5yZWdzLT5yeGZpZm9fb3ApOwo+IC0gICAgICAg ICAgICAgICB3cml0ZWwoMHgwLCBzc3BpLT5iYXNlICsgc3NwaS0+cmVncy0+dHhmaWZvX29wKTsK PiAtICAgICAgICAgICAgICAgd3JpdGVsKH4wVUwsIHNzcGktPmJhc2UgKyBzc3BpLT5yZWdzLT51 c3BfaW50X2VuX2Nscik7Cj4gLSAgICAgICAgICAgICAgIGJyZWFrOwo+IC0gICAgICAgfQo+IC0g ICAgICAgd3JpdGVsKHJlYWRsKHNzcGktPmJhc2UgKyBzc3BpLT5yZWdzLT5pbnRfc3QpLAo+IC0g ICAgICAgICAgICAgICBzc3BpLT5iYXNlICsgc3NwaS0+cmVncy0+aW50X3N0KTsKPiAtICAgICAg IGlmIChzc3BpLT5sZWZ0X3R4X3dvcmQgPCBzc3BpLT5kYXRfbWF4X2ZybV9sZW4pIHsKPiAtICAg ICAgICAgICAgICAgc3dpdGNoIChzc3BpLT50eXBlKSB7Cj4gLSAgICAgICAgICAgICAgIGNhc2Ug U0lSRl9SRUFMX1NQSToKPiAtICAgICAgICAgICAgICAgICAgICAgICB3cml0ZWwocmVhZGwoc3Nw aS0+YmFzZSArIHNzcGktPnJlZ3MtPnNwaV9jdHJsKSB8Cj4gLSAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICBTSVJGU09DX1NQSV9FTkFfQVVUT19DTFIgfAo+IC0gICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgU0lSRlNPQ19TUElfTVVMX0RBVF9NT0RFLAo+IC0gICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgc3NwaS0+YmFzZSArIHNzcGktPnJlZ3MtPnNwaV9jdHJsKTsKPiAt ICAgICAgICAgICAgICAgICAgICAgICB3cml0ZWwoc3NwaS0+bGVmdF90eF93b3JkIC0gMSwKPiAt ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIHNzcGktPmJhc2UgKyBzc3BpLT5yZWdzLT50 eF9kbWFfaW9fbGVuKTsKPiAtICAgICAgICAgICAgICAgICAgICAgICB3cml0ZWwoc3NwaS0+bGVm dF90eF93b3JkIC0gMSwKPiAtICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIHNzcGktPmJh c2UgKyBzc3BpLT5yZWdzLT5yeF9kbWFfaW9fbGVuKTsKPiAtICAgICAgICAgICAgICAgICAgICAg ICBicmVhazsKPiAtICAgICAgICAgICAgICAgY2FzZSBTSVJGX1VTUF9TUElfUDI6Cj4gLSAgICAg ICAgICAgICAgIGNhc2UgU0lSRl9VU1BfU1BJX0E3Ogo+IC0gICAgICAgICAgICAgICAgICAgICAg IC8qVVNQIHNpbXVsYXRlIFNQSSwgdHgvcnhfZG1hX2lvX2xlbiBpbmRpY2F0ZXMgYnl0ZXMqLwo+ IC0gICAgICAgICAgICAgICAgICAgICAgIHdyaXRlbChzc3BpLT5sZWZ0X3R4X3dvcmQgKiBzc3Bp LT53b3JkX3dpZHRoLAo+IC0gICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgc3NwaS0+YmFz ZSArIHNzcGktPnJlZ3MtPnR4X2RtYV9pb19sZW4pOwo+IC0gICAgICAgICAgICAgICAgICAgICAg IHdyaXRlbChzc3BpLT5sZWZ0X3R4X3dvcmQgKiBzc3BpLT53b3JkX3dpZHRoLAo+IC0gICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgc3NwaS0+YmFzZSArIHNzcGktPnJlZ3MtPnJ4X2RtYV9p b19sZW4pOwo+IC0gICAgICAgICAgICAgICAgICAgICAgIGJyZWFrOwo+IC0gICAgICAgICAgICAg ICB9Cj4gLSAgICAgICB9IGVsc2Ugewo+IC0gICAgICAgICAgICAgICBpZiAoc3NwaS0+dHlwZSA9 PSBTSVJGX1JFQUxfU1BJKQo+IC0gICAgICAgICAgICAgICAgICAgICAgIHdyaXRlbChyZWFkbChz c3BpLT5iYXNlICsgc3NwaS0+cmVncy0+c3BpX2N0cmwpLAo+IC0gICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgc3NwaS0+YmFzZSArIHNzcGktPnJlZ3MtPnNwaV9jdHJsKTsKPiAtICAgICAg ICAgICAgICAgd3JpdGVsKDAsIHNzcGktPmJhc2UgKyBzc3BpLT5yZWdzLT50eF9kbWFfaW9fbGVu KTsKPiAtICAgICAgICAgICAgICAgd3JpdGVsKDAsIHNzcGktPmJhc2UgKyBzc3BpLT5yZWdzLT5y eF9kbWFfaW9fbGVuKTsKPiAtICAgICAgIH0KPiAtICAgICAgIHNzcGktPmRzdF9zdGFydCA9IGRt YV9tYXBfc2luZ2xlKCZzcGktPmRldiwgc3NwaS0+cngsIHQtPmxlbiwKPiAtICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgKHQtPnR4X2J1ZiAhPSB0LT5yeF9idWYpID8KPiAt ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgRE1BX0ZST01fREVWSUNFIDog RE1BX0JJRElSRUNUSU9OQUwpOwo+IC0gICAgICAgcnhfZGVzYyA9IGRtYWVuZ2luZV9wcmVwX3Ns YXZlX3NpbmdsZShzc3BpLT5yeF9jaGFuLAo+IC0gICAgICAgICAgICAgICBzc3BpLT5kc3Rfc3Rh cnQsIHQtPmxlbiwgRE1BX0RFVl9UT19NRU0sCj4gLSAgICAgICAgICAgICAgIERNQV9QUkVQX0lO VEVSUlVQVCB8IERNQV9DVFJMX0FDSyk7Cj4gLSAgICAgICByeF9kZXNjLT5jYWxsYmFjayA9IHNw aV9zaXJmc29jX2RtYV9maW5pX2NhbGxiYWNrOwo+IC0gICAgICAgcnhfZGVzYy0+Y2FsbGJhY2tf cGFyYW0gPSAmc3NwaS0+cnhfZG9uZTsKPiAtCj4gLSAgICAgICBzc3BpLT5zcmNfc3RhcnQgPSBk bWFfbWFwX3NpbmdsZSgmc3BpLT5kZXYsICh2b2lkICopc3NwaS0+dHgsIHQtPmxlbiwKPiAtICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgKHQtPnR4X2J1ZiAhPSB0LT5yeF9i dWYpID8KPiAtICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgRE1BX1RPX0RF VklDRSA6IERNQV9CSURJUkVDVElPTkFMKTsKPiAtICAgICAgIHR4X2Rlc2MgPSBkbWFlbmdpbmVf cHJlcF9zbGF2ZV9zaW5nbGUoc3NwaS0+dHhfY2hhbiwKPiAtICAgICAgICAgICAgICAgc3NwaS0+ c3JjX3N0YXJ0LCB0LT5sZW4sIERNQV9NRU1fVE9fREVWLAo+IC0gICAgICAgICAgICAgICBETUFf UFJFUF9JTlRFUlJVUFQgfCBETUFfQ1RSTF9BQ0spOwo+IC0gICAgICAgdHhfZGVzYy0+Y2FsbGJh Y2sgPSBzcGlfc2lyZnNvY19kbWFfZmluaV9jYWxsYmFjazsKPiAtICAgICAgIHR4X2Rlc2MtPmNh bGxiYWNrX3BhcmFtID0gJnNzcGktPnR4X2RvbmU7Cj4gLQo+IC0gICAgICAgZG1hZW5naW5lX3N1 Ym1pdCh0eF9kZXNjKTsKPiAtICAgICAgIGRtYWVuZ2luZV9zdWJtaXQocnhfZGVzYyk7Cj4gLSAg ICAgICBkbWFfYXN5bmNfaXNzdWVfcGVuZGluZyhzc3BpLT50eF9jaGFuKTsKPiAtICAgICAgIGRt YV9hc3luY19pc3N1ZV9wZW5kaW5nKHNzcGktPnJ4X2NoYW4pOwo+IC0gICAgICAgd3JpdGVsKFNJ UkZTT0NfU1BJX1JYX0VOIHwgU0lSRlNPQ19TUElfVFhfRU4sCj4gLSAgICAgICAgICAgICAgICAg ICAgICAgc3NwaS0+YmFzZSArIHNzcGktPnJlZ3MtPnR4X3J4X2VuKTsKPiAtICAgICAgIGlmIChz c3BpLT50eXBlID09IFNJUkZfVVNQX1NQSV9QMiB8fAo+IC0gICAgICAgICAgICAgICBzc3BpLT50 eXBlID09IFNJUkZfVVNQX1NQSV9BNykgewo+IC0gICAgICAgICAgICAgICB3cml0ZWwoU0lSRlNP Q19TUElfRklGT19TVEFSVCwKPiAtICAgICAgICAgICAgICAgICAgICAgICBzc3BpLT5iYXNlICsg c3NwaS0+cmVncy0+cnhmaWZvX29wKTsKPiAtICAgICAgICAgICAgICAgd3JpdGVsKFNJUkZTT0Nf U1BJX0ZJRk9fU1RBUlQsCj4gLSAgICAgICAgICAgICAgICAgICAgICAgc3NwaS0+YmFzZSArIHNz cGktPnJlZ3MtPnR4Zmlmb19vcCk7Cj4gLSAgICAgICB9Cj4gLSAgICAgICBpZiAod2FpdF9mb3Jf Y29tcGxldGlvbl90aW1lb3V0KCZzc3BpLT5yeF9kb25lLCB0aW1lb3V0KSA9PSAwKSB7Cj4gLSAg ICAgICAgICAgICAgIGRldl9lcnIoJnNwaS0+ZGV2LCAidHJhbnNmZXIgdGltZW91dFxuIik7Cj4g LSAgICAgICAgICAgICAgIGRtYWVuZ2luZV90ZXJtaW5hdGVfYWxsKHNzcGktPnJ4X2NoYW4pOwo+ IC0gICAgICAgfSBlbHNlCj4gLSAgICAgICAgICAgICAgIHNzcGktPmxlZnRfcnhfd29yZCA9IDA7 Cj4gLSAgICAgICAvKgo+IC0gICAgICAgICogd2Ugb25seSB3YWl0IHR4LWRvbmUgZXZlbnQgaWYg dHJhbnNmZXJyaW5nIGJ5IERNQS4gZm9yIFBJTywKPiAtICAgICAgICAqIHdlIGdldCByeCBkYXRh IGJ5IHdyaXRpbmcgdHggZGF0YSwgc28gaWYgcnggaXMgZG9uZSwgdHggaGFzCj4gLSAgICAgICAg KiBkb25lIGVhcmxpZXIKPiAtICAgICAgICAqLwo+IC0gICAgICAgaWYgKHdhaXRfZm9yX2NvbXBs ZXRpb25fdGltZW91dCgmc3NwaS0+dHhfZG9uZSwgdGltZW91dCkgPT0gMCkgewo+IC0gICAgICAg ICAgICAgICBkZXZfZXJyKCZzcGktPmRldiwgInRyYW5zZmVyIHRpbWVvdXRcbiIpOwo+IC0gICAg ICAgICAgICAgICBpZiAoc3NwaS0+dHlwZSA9PSBTSVJGX1VTUF9TUElfUDIgfHwKPiAtICAgICAg ICAgICAgICAgICAgICAgICBzc3BpLT50eXBlID09IFNJUkZfVVNQX1NQSV9BNykKPiAtICAgICAg ICAgICAgICAgICAgICAgICB3cml0ZWwoMCwgc3NwaS0+YmFzZSArIHNzcGktPnJlZ3MtPnR4X3J4 X2VuKTsKPiAtICAgICAgICAgICAgICAgZG1hZW5naW5lX3Rlcm1pbmF0ZV9hbGwoc3NwaS0+dHhf Y2hhbik7Cj4gLSAgICAgICB9Cj4gLSAgICAgICBkbWFfdW5tYXBfc2luZ2xlKCZzcGktPmRldiwg c3NwaS0+c3JjX3N0YXJ0LCB0LT5sZW4sIERNQV9UT19ERVZJQ0UpOwo+IC0gICAgICAgZG1hX3Vu bWFwX3NpbmdsZSgmc3BpLT5kZXYsIHNzcGktPmRzdF9zdGFydCwgdC0+bGVuLCBETUFfRlJPTV9E RVZJQ0UpOwo+IC0gICAgICAgLyogVFgsIFJYIEZJRk8gc3RvcCAqLwo+IC0gICAgICAgd3JpdGVs KDAsIHNzcGktPmJhc2UgKyBzc3BpLT5yZWdzLT5yeGZpZm9fb3ApOwo+IC0gICAgICAgd3JpdGVs KDAsIHNzcGktPmJhc2UgKyBzc3BpLT5yZWdzLT50eGZpZm9fb3ApOwo+IC0gICAgICAgaWYgKHNz cGktPmxlZnRfdHhfd29yZCA+PSBzc3BpLT5kYXRfbWF4X2ZybV9sZW4pCj4gLSAgICAgICAgICAg ICAgIHdyaXRlbCgwLCBzc3BpLT5iYXNlICsgc3NwaS0+cmVncy0+dHhfcnhfZW4pOwo+IC0gICAg ICAgaWYgKHNzcGktPnR5cGUgPT0gU0lSRl9VU1BfU1BJX1AyIHx8Cj4gLSAgICAgICAgICAgICAg IHNzcGktPnR5cGUgPT0gU0lSRl9VU1BfU1BJX0E3KQo+IC0gICAgICAgICAgICAgICB3cml0ZWwo MCwgc3NwaS0+YmFzZSArIHNzcGktPnJlZ3MtPnR4X3J4X2VuKTsKPiAtfQo+IC0KPiAtc3RhdGlj IHZvaWQgc3BpX3NpcmZzb2NfcGlvX3RyYW5zZmVyKHN0cnVjdCBzcGlfZGV2aWNlICpzcGksCj4g LSAgICAgICAgICAgICAgIHN0cnVjdCBzcGlfdHJhbnNmZXIgKnQpCj4gLXsKPiAtICAgICAgIHN0 cnVjdCBzaXJmc29jX3NwaSAqc3NwaTsKPiAtICAgICAgIGludCB0aW1lb3V0ID0gdC0+bGVuICog MTA7Cj4gLSAgICAgICB1bnNpZ25lZCBpbnQgZGF0YV91bml0czsKPiAtCj4gLSAgICAgICBzc3Bp ID0gc3BpX21hc3Rlcl9nZXRfZGV2ZGF0YShzcGktPm1hc3Rlcik7Cj4gLSAgICAgICBkbyB7Cj4g LSAgICAgICAgICAgICAgIHdyaXRlbChTSVJGU09DX1NQSV9GSUZPX1JFU0VULAo+IC0gICAgICAg ICAgICAgICAgICAgICAgIHNzcGktPmJhc2UgKyBzc3BpLT5yZWdzLT5yeGZpZm9fb3ApOwo+IC0g ICAgICAgICAgICAgICB3cml0ZWwoU0lSRlNPQ19TUElfRklGT19SRVNFVCwKPiAtICAgICAgICAg ICAgICAgICAgICAgICBzc3BpLT5iYXNlICsgc3NwaS0+cmVncy0+dHhmaWZvX29wKTsKPiAtICAg ICAgICAgICAgICAgc3dpdGNoIChzc3BpLT50eXBlKSB7Cj4gLSAgICAgICAgICAgICAgIGNhc2Ug U0lSRl9VU1BfU1BJX1AyOgo+IC0gICAgICAgICAgICAgICAgICAgICAgIHdyaXRlbCgweDAsIHNz cGktPmJhc2UgKyBzc3BpLT5yZWdzLT5yeGZpZm9fb3ApOwo+IC0gICAgICAgICAgICAgICAgICAg ICAgIHdyaXRlbCgweDAsIHNzcGktPmJhc2UgKyBzc3BpLT5yZWdzLT50eGZpZm9fb3ApOwo+IC0g ICAgICAgICAgICAgICAgICAgICAgIHdyaXRlbCgwLCBzc3BpLT5iYXNlICsgc3NwaS0+cmVncy0+ aW50X2VuKTsKPiAtICAgICAgICAgICAgICAgICAgICAgICB3cml0ZWwocmVhZGwoc3NwaS0+YmFz ZSArIHNzcGktPnJlZ3MtPmludF9zdCksCj4gLSAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICBzc3BpLT5iYXNlICsgc3NwaS0+cmVncy0+aW50X3N0KTsKPiAtICAgICAgICAgICAgICAgICAg ICAgICB3cml0ZWwobWluKChzc3BpLT5sZWZ0X3R4X3dvcmQgKiBzc3BpLT53b3JkX3dpZHRoKSwK PiAtICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIHNzcGktPmZpZm9fc2l6ZSksCj4gLSAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICBzc3BpLT5iYXNlICsgc3NwaS0+cmVncy0+dHhf ZG1hX2lvX2xlbik7Cj4gLSAgICAgICAgICAgICAgICAgICAgICAgd3JpdGVsKG1pbigoc3NwaS0+ bGVmdF9yeF93b3JkICogc3NwaS0+d29yZF93aWR0aCksCj4gLSAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICBzc3BpLT5maWZvX3NpemUpLAo+IC0gICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgc3NwaS0+YmFzZSArIHNzcGktPnJlZ3MtPnJ4X2RtYV9pb19sZW4pOwo+IC0gICAgICAg ICAgICAgICAgICAgICAgIGJyZWFrOwo+IC0gICAgICAgICAgICAgICBjYXNlIFNJUkZfVVNQX1NQ SV9BNzoKPiAtICAgICAgICAgICAgICAgICAgICAgICB3cml0ZWwoMHgwLCBzc3BpLT5iYXNlICsg c3NwaS0+cmVncy0+cnhmaWZvX29wKTsKPiAtICAgICAgICAgICAgICAgICAgICAgICB3cml0ZWwo MHgwLCBzc3BpLT5iYXNlICsgc3NwaS0+cmVncy0+dHhmaWZvX29wKTsKPiAtICAgICAgICAgICAg ICAgICAgICAgICB3cml0ZWwofjBVTCwgc3NwaS0+YmFzZSArIHNzcGktPnJlZ3MtPnVzcF9pbnRf ZW5fY2xyKTsKPiAtICAgICAgICAgICAgICAgICAgICAgICB3cml0ZWwocmVhZGwoc3NwaS0+YmFz ZSArIHNzcGktPnJlZ3MtPmludF9zdCksCj4gLSAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICBzc3BpLT5iYXNlICsgc3NwaS0+cmVncy0+aW50X3N0KTsKPiAtICAgICAgICAgICAgICAgICAg ICAgICB3cml0ZWwobWluKChzc3BpLT5sZWZ0X3R4X3dvcmQgKiBzc3BpLT53b3JkX3dpZHRoKSwK PiAtICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIHNzcGktPmZpZm9fc2l6ZSksCj4gLSAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICBzc3BpLT5iYXNlICsgc3NwaS0+cmVncy0+dHhf ZG1hX2lvX2xlbik7Cj4gLSAgICAgICAgICAgICAgICAgICAgICAgd3JpdGVsKG1pbigoc3NwaS0+ bGVmdF9yeF93b3JkICogc3NwaS0+d29yZF93aWR0aCksCj4gLSAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICBzc3BpLT5maWZvX3NpemUpLAo+IC0gICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgc3NwaS0+YmFzZSArIHNzcGktPnJlZ3MtPnJ4X2RtYV9pb19sZW4pOwo+IC0gICAgICAg ICAgICAgICAgICAgICAgIGJyZWFrOwo+IC0gICAgICAgICAgICAgICBjYXNlIFNJUkZfUkVBTF9T UEk6Cj4gLSAgICAgICAgICAgICAgICAgICAgICAgd3JpdGVsKFNJUkZTT0NfU1BJX0ZJRk9fU1RB UlQsCj4gLSAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICBzc3BpLT5iYXNlICsgc3NwaS0+ cmVncy0+cnhmaWZvX29wKTsKPiAtICAgICAgICAgICAgICAgICAgICAgICB3cml0ZWwoU0lSRlNP Q19TUElfRklGT19TVEFSVCwKPiAtICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIHNzcGkt PmJhc2UgKyBzc3BpLT5yZWdzLT50eGZpZm9fb3ApOwo+IC0gICAgICAgICAgICAgICAgICAgICAg IHdyaXRlbCgwLCBzc3BpLT5iYXNlICsgc3NwaS0+cmVncy0+aW50X2VuKTsKPiAtICAgICAgICAg ICAgICAgICAgICAgICB3cml0ZWwocmVhZGwoc3NwaS0+YmFzZSArIHNzcGktPnJlZ3MtPmludF9z dCksCj4gLSAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICBzc3BpLT5iYXNlICsgc3NwaS0+ cmVncy0+aW50X3N0KTsKPiAtICAgICAgICAgICAgICAgICAgICAgICB3cml0ZWwocmVhZGwoc3Nw aS0+YmFzZSArIHNzcGktPnJlZ3MtPnNwaV9jdHJsKSB8Cj4gLSAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICBTSVJGU09DX1NQSV9NVUxfREFUX01PREUgfAo+IC0gICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgU0lSRlNPQ19TUElfRU5BX0FVVE9fQ0xSLAo+IC0gICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgc3NwaS0+YmFzZSArIHNzcGktPnJlZ3MtPnNwaV9jdHJsKTsKPiAt ICAgICAgICAgICAgICAgICAgICAgICBkYXRhX3VuaXRzID0gc3NwaS0+Zmlmb19zaXplIC8gc3Nw aS0+d29yZF93aWR0aDsKPiAtICAgICAgICAgICAgICAgICAgICAgICB3cml0ZWwobWluKHNzcGkt PmxlZnRfdHhfd29yZCwgZGF0YV91bml0cykgLSAxLAo+IC0gICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgc3NwaS0+YmFzZSArIHNzcGktPnJlZ3MtPnR4X2RtYV9pb19sZW4pOwo+IC0gICAg ICAgICAgICAgICAgICAgICAgIHdyaXRlbChtaW4oc3NwaS0+bGVmdF9yeF93b3JkLCBkYXRhX3Vu aXRzKSAtIDEsCj4gLSAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICBzc3BpLT5iYXNlICsg c3NwaS0+cmVncy0+cnhfZG1hX2lvX2xlbik7Cj4gLSAgICAgICAgICAgICAgICAgICAgICAgYnJl YWs7Cj4gLSAgICAgICAgICAgICAgIH0KPiAtICAgICAgICAgICAgICAgd2hpbGUgKCEoKHJlYWRs KHNzcGktPmJhc2UgKyBzc3BpLT5yZWdzLT50eGZpZm9fc3QpCj4gLSAgICAgICAgICAgICAgICAg ICAgICAgJiBTSVJGU09DX1NQSV9GSUZPX0ZVTExfTUFTSyhzc3BpKSkpICYmCj4gLSAgICAgICAg ICAgICAgICAgICAgICAgc3NwaS0+bGVmdF90eF93b3JkKQo+IC0gICAgICAgICAgICAgICAgICAg ICAgIHNzcGktPnR4X3dvcmQoc3NwaSk7Cj4gLSAgICAgICAgICAgICAgIHdyaXRlbChTSVJGU09D X1NQSV9UWEZJRk9fRU1QVFlfSU5UX0VOIHwKPiAtICAgICAgICAgICAgICAgICAgICAgICBTSVJG U09DX1NQSV9UWF9VRkxPV19JTlRfRU4gfAo+IC0gICAgICAgICAgICAgICAgICAgICAgIFNJUkZT T0NfU1BJX1JYX09GTE9XX0lOVF9FTiB8Cj4gLSAgICAgICAgICAgICAgICAgICAgICAgU0lSRlNP Q19TUElfUlhfSU9fRE1BX0lOVF9FTiwKPiAtICAgICAgICAgICAgICAgICAgICAgICBzc3BpLT5i YXNlICsgc3NwaS0+cmVncy0+aW50X2VuKTsKPiAtICAgICAgICAgICAgICAgd3JpdGVsKFNJUkZT T0NfU1BJX1JYX0VOIHwgU0lSRlNPQ19TUElfVFhfRU4sCj4gLSAgICAgICAgICAgICAgICAgICAg ICAgc3NwaS0+YmFzZSArIHNzcGktPnJlZ3MtPnR4X3J4X2VuKTsKPiAtICAgICAgICAgICAgICAg aWYgKHNzcGktPnR5cGUgPT0gU0lSRl9VU1BfU1BJX1AyIHx8Cj4gLSAgICAgICAgICAgICAgICAg ICAgICAgc3NwaS0+dHlwZSA9PSBTSVJGX1VTUF9TUElfQTcpIHsKPiAtICAgICAgICAgICAgICAg ICAgICAgICB3cml0ZWwoU0lSRlNPQ19TUElfRklGT19TVEFSVCwKPiAtICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgIHNzcGktPmJhc2UgKyBzc3BpLT5yZWdzLT5yeGZpZm9fb3ApOwo+IC0g ICAgICAgICAgICAgICAgICAgICAgIHdyaXRlbChTSVJGU09DX1NQSV9GSUZPX1NUQVJULAo+IC0g ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgc3NwaS0+YmFzZSArIHNzcGktPnJlZ3MtPnR4 Zmlmb19vcCk7Cj4gLSAgICAgICAgICAgICAgIH0KPiAtICAgICAgICAgICAgICAgaWYgKCF3YWl0 X2Zvcl9jb21wbGV0aW9uX3RpbWVvdXQoJnNzcGktPnR4X2RvbmUsIHRpbWVvdXQpIHx8Cj4gLSAg ICAgICAgICAgICAgICAgICAgICAgIXdhaXRfZm9yX2NvbXBsZXRpb25fdGltZW91dCgmc3NwaS0+ cnhfZG9uZSwgdGltZW91dCkpIHsKPiAtICAgICAgICAgICAgICAgICAgICAgICBkZXZfZXJyKCZz cGktPmRldiwgInRyYW5zZmVyIHRpbWVvdXRcbiIpOwo+IC0gICAgICAgICAgICAgICAgICAgICAg IGlmIChzc3BpLT50eXBlID09IFNJUkZfVVNQX1NQSV9QMiB8fAo+IC0gICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgc3NwaS0+dHlwZSA9PSBTSVJGX1VTUF9TUElfQTcpCj4gLSAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICB3cml0ZWwoMCwgc3NwaS0+YmFzZSArIHNzcGktPnJlZ3Mt PnR4X3J4X2VuKTsKPiAtICAgICAgICAgICAgICAgICAgICAgICBicmVhazsKPiAtICAgICAgICAg ICAgICAgfQo+IC0gICAgICAgICAgICAgICB3aGlsZSAoISgocmVhZGwoc3NwaS0+YmFzZSArIHNz cGktPnJlZ3MtPnJ4Zmlmb19zdCkKPiAtICAgICAgICAgICAgICAgICAgICAgICAmIFNJUkZTT0Nf U1BJX0ZJRk9fRU1QVFlfTUFTSyhzc3BpKSkpICYmCj4gLSAgICAgICAgICAgICAgICAgICAgICAg c3NwaS0+bGVmdF9yeF93b3JkKQo+IC0gICAgICAgICAgICAgICAgICAgICAgIHNzcGktPnJ4X3dv cmQoc3NwaSk7Cj4gLSAgICAgICAgICAgICAgIGlmIChzc3BpLT50eXBlID09IFNJUkZfVVNQX1NQ SV9QMiB8fAo+IC0gICAgICAgICAgICAgICAgICAgICAgIHNzcGktPnR5cGUgPT0gU0lSRl9VU1Bf U1BJX0E3KQo+IC0gICAgICAgICAgICAgICAgICAgICAgIHdyaXRlbCgwLCBzc3BpLT5iYXNlICsg c3NwaS0+cmVncy0+dHhfcnhfZW4pOwo+IC0gICAgICAgICAgICAgICB3cml0ZWwoMCwgc3NwaS0+ YmFzZSArIHNzcGktPnJlZ3MtPnJ4Zmlmb19vcCk7Cj4gLSAgICAgICAgICAgICAgIHdyaXRlbCgw LCBzc3BpLT5iYXNlICsgc3NwaS0+cmVncy0+dHhmaWZvX29wKTsKPiAtICAgICAgIH0gd2hpbGUg KHNzcGktPmxlZnRfdHhfd29yZCAhPSAwIHx8IHNzcGktPmxlZnRfcnhfd29yZCAhPSAwKTsKPiAt fQo+IC0KPiAtc3RhdGljIGludCBzcGlfc2lyZnNvY190cmFuc2ZlcihzdHJ1Y3Qgc3BpX2Rldmlj ZSAqc3BpLCBzdHJ1Y3Qgc3BpX3RyYW5zZmVyICp0KQo+IC17Cj4gLSAgICAgICBzdHJ1Y3Qgc2ly ZnNvY19zcGkgKnNzcGk7Cj4gLQo+IC0gICAgICAgc3NwaSA9IHNwaV9tYXN0ZXJfZ2V0X2RldmRh dGEoc3BpLT5tYXN0ZXIpOwo+IC0gICAgICAgc3NwaS0+dHggPSB0LT50eF9idWY7Cj4gLSAgICAg ICBzc3BpLT5yeCA9IHQtPnJ4X2J1ZjsKPiAtICAgICAgIHNzcGktPmxlZnRfdHhfd29yZCA9IHNz cGktPmxlZnRfcnhfd29yZCA9IHQtPmxlbiAvIHNzcGktPndvcmRfd2lkdGg7Cj4gLSAgICAgICBy ZWluaXRfY29tcGxldGlvbigmc3NwaS0+cnhfZG9uZSk7Cj4gLSAgICAgICByZWluaXRfY29tcGxl dGlvbigmc3NwaS0+dHhfZG9uZSk7Cj4gLSAgICAgICAvKgo+IC0gICAgICAgICogaW4gdGhlIHRy YW5zZmVyLCBpZiB0cmFuc2ZlciBkYXRhIHVzaW5nIGNvbW1hbmQgcmVnaXN0ZXIgd2l0aCByeF9i dWYKPiAtICAgICAgICAqIG51bGwsIGp1c3QgZmlsbCBjb21tYW5kIGRhdGEgaW50byBjb21tYW5k IHJlZ2lzdGVyIGFuZCB3YWl0IGZvciBpdHMKPiAtICAgICAgICAqIGNvbXBsZXRpb24uCj4gLSAg ICAgICAgKi8KPiAtICAgICAgIGlmIChzc3BpLT50eXBlID09IFNJUkZfUkVBTF9TUEkgJiYgc3Nw aS0+dHhfYnlfY21kKQo+IC0gICAgICAgICAgICAgICBzcGlfc2lyZnNvY19jbWRfdHJhbnNmZXIo c3BpLCB0KTsKPiAtICAgICAgIGVsc2UgaWYgKElTX0RNQV9WQUxJRCh0KSkKPiAtICAgICAgICAg ICAgICAgc3BpX3NpcmZzb2NfZG1hX3RyYW5zZmVyKHNwaSwgdCk7Cj4gLSAgICAgICBlbHNlCj4g LSAgICAgICAgICAgICAgIHNwaV9zaXJmc29jX3Bpb190cmFuc2ZlcihzcGksIHQpOwo+IC0KPiAt ICAgICAgIHJldHVybiB0LT5sZW4gLSBzc3BpLT5sZWZ0X3J4X3dvcmQgKiBzc3BpLT53b3JkX3dp ZHRoOwo+IC19Cj4gLQo+IC1zdGF0aWMgdm9pZCBzcGlfc2lyZnNvY19jaGlwc2VsZWN0KHN0cnVj dCBzcGlfZGV2aWNlICpzcGksIGludCB2YWx1ZSkKPiAtewo+IC0gICAgICAgc3RydWN0IHNpcmZz b2Nfc3BpICpzc3BpID0gc3BpX21hc3Rlcl9nZXRfZGV2ZGF0YShzcGktPm1hc3Rlcik7Cj4gLQo+ IC0gICAgICAgaWYgKHNzcGktPmh3X2NzKSB7Cj4gLSAgICAgICAgICAgICAgIHUzMiByZWd2YWw7 Cj4gLQo+IC0gICAgICAgICAgICAgICBzd2l0Y2ggKHNzcGktPnR5cGUpIHsKPiAtICAgICAgICAg ICAgICAgY2FzZSBTSVJGX1JFQUxfU1BJOgo+IC0gICAgICAgICAgICAgICAgICAgICAgIHJlZ3Zh bCA9IHJlYWRsKHNzcGktPmJhc2UgKyBzc3BpLT5yZWdzLT5zcGlfY3RybCk7Cj4gLSAgICAgICAg ICAgICAgICAgICAgICAgc3dpdGNoICh2YWx1ZSkgewo+IC0gICAgICAgICAgICAgICAgICAgICAg IGNhc2UgQklUQkFOR19DU19BQ1RJVkU6Cj4gLSAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICBpZiAoc3BpLT5tb2RlICYgU1BJX0NTX0hJR0gpCj4gLSAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgIHJlZ3ZhbCB8PSBTSVJGU09DX1NQSV9DU19JT19PVVQ7Cj4gLSAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICBlbHNlCj4gLSAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgIHJlZ3ZhbCAmPSB+U0lSRlNPQ19TUElfQ1NfSU9fT1VUOwo+IC0gICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgYnJlYWs7Cj4gLSAgICAgICAgICAgICAgICAgICAg ICAgY2FzZSBCSVRCQU5HX0NTX0lOQUNUSVZFOgo+IC0gICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgaWYgKHNwaS0+bW9kZSAmIFNQSV9DU19ISUdIKQo+IC0gICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICByZWd2YWwgJj0gflNJUkZTT0NfU1BJX0NTX0lPX09VVDsKPiAt ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIGVsc2UKPiAtICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgcmVndmFsIHw9IFNJUkZTT0NfU1BJX0NTX0lPX09VVDsKPiAt ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIGJyZWFrOwo+IC0gICAgICAgICAgICAgICAg ICAgICAgIH0KPiAtICAgICAgICAgICAgICAgICAgICAgICB3cml0ZWwocmVndmFsLCBzc3BpLT5i YXNlICsgc3NwaS0+cmVncy0+c3BpX2N0cmwpOwo+IC0gICAgICAgICAgICAgICAgICAgICAgIGJy ZWFrOwo+IC0gICAgICAgICAgICAgICBjYXNlIFNJUkZfVVNQX1NQSV9QMjoKPiAtICAgICAgICAg ICAgICAgY2FzZSBTSVJGX1VTUF9TUElfQTc6Cj4gLSAgICAgICAgICAgICAgICAgICAgICAgcmVn dmFsID0gcmVhZGwoc3NwaS0+YmFzZSArCj4gLSAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgIHNzcGktPnJlZ3MtPnVzcF9waW5faW9fZGF0YSk7Cj4gLSAgICAgICAgICAgICAg ICAgICAgICAgc3dpdGNoICh2YWx1ZSkgewo+IC0gICAgICAgICAgICAgICAgICAgICAgIGNhc2Ug QklUQkFOR19DU19BQ1RJVkU6Cj4gLSAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICBpZiAo c3BpLT5tb2RlICYgU1BJX0NTX0hJR0gpCj4gLSAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgIHJlZ3ZhbCB8PSBTSVJGU09DX1VTUF9DU19ISUdIX1ZBTFVFOwo+IC0gICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgZWxzZQo+IC0gICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICByZWd2YWwgJj0gfihTSVJGU09DX1VTUF9DU19ISUdIX1ZBTFVFKTsKPiAt ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIGJyZWFrOwo+IC0gICAgICAgICAgICAgICAg ICAgICAgIGNhc2UgQklUQkFOR19DU19JTkFDVElWRToKPiAtICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgIGlmIChzcGktPm1vZGUgJiBTUElfQ1NfSElHSCkKPiAtICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgcmVndmFsICY9IH4oU0lSRlNPQ19VU1BfQ1NfSElHSF9W QUxVRSk7Cj4gLSAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICBlbHNlCj4gLSAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIHJlZ3ZhbCB8PSBTSVJGU09DX1VTUF9DU19I SUdIX1ZBTFVFOwo+IC0gICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgYnJlYWs7Cj4gLSAg ICAgICAgICAgICAgICAgICAgICAgfQo+IC0gICAgICAgICAgICAgICAgICAgICAgIHdyaXRlbChy ZWd2YWwsCj4gLSAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICBzc3BpLT5iYXNlICsgc3Nw aS0+cmVncy0+dXNwX3Bpbl9pb19kYXRhKTsKPiAtICAgICAgICAgICAgICAgICAgICAgICBicmVh azsKPiAtICAgICAgICAgICAgICAgfQo+IC0gICAgICAgfSBlbHNlIHsKPiAtICAgICAgICAgICAg ICAgc3dpdGNoICh2YWx1ZSkgewo+IC0gICAgICAgICAgICAgICBjYXNlIEJJVEJBTkdfQ1NfQUNU SVZFOgo+IC0gICAgICAgICAgICAgICAgICAgICAgIGdwaW9fZGlyZWN0aW9uX291dHB1dChzcGkt PmNzX2dwaW8sCj4gLSAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIHNwaS0+ bW9kZSAmIFNQSV9DU19ISUdIID8gMSA6IDApOwo+IC0gICAgICAgICAgICAgICAgICAgICAgIGJy ZWFrOwo+IC0gICAgICAgICAgICAgICBjYXNlIEJJVEJBTkdfQ1NfSU5BQ1RJVkU6Cj4gLSAgICAg ICAgICAgICAgICAgICAgICAgZ3Bpb19kaXJlY3Rpb25fb3V0cHV0KHNwaS0+Y3NfZ3BpbywKPiAt ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgc3BpLT5tb2RlICYgU1BJX0NT X0hJR0ggPyAwIDogMSk7Cj4gLSAgICAgICAgICAgICAgICAgICAgICAgYnJlYWs7Cj4gLSAgICAg ICAgICAgICAgIH0KPiAtICAgICAgIH0KPiAtfQo+IC0KPiAtc3RhdGljIGludCBzcGlfc2lyZnNv Y19jb25maWdfbW9kZShzdHJ1Y3Qgc3BpX2RldmljZSAqc3BpKQo+IC17Cj4gLSAgICAgICBzdHJ1 Y3Qgc2lyZnNvY19zcGkgKnNzcGk7Cj4gLSAgICAgICB1MzIgcmVndmFsLCB1c3BfbW9kZTE7Cj4g LQo+IC0gICAgICAgc3NwaSA9IHNwaV9tYXN0ZXJfZ2V0X2RldmRhdGEoc3BpLT5tYXN0ZXIpOwo+ IC0gICAgICAgcmVndmFsID0gcmVhZGwoc3NwaS0+YmFzZSArIHNzcGktPnJlZ3MtPnNwaV9jdHJs KTsKPiAtICAgICAgIHVzcF9tb2RlMSA9IHJlYWRsKHNzcGktPmJhc2UgKyBzc3BpLT5yZWdzLT51 c3BfbW9kZTEpOwo+IC0gICAgICAgaWYgKCEoc3BpLT5tb2RlICYgU1BJX0NTX0hJR0gpKSB7Cj4g LSAgICAgICAgICAgICAgIHJlZ3ZhbCB8PSBTSVJGU09DX1NQSV9DU19JRExFX1NUQVQ7Cj4gLSAg ICAgICAgICAgICAgIHVzcF9tb2RlMSAmPSB+U0lSRlNPQ19VU1BfQ1NfSElHSF9WQUxJRDsKPiAt ICAgICAgIH0gZWxzZSB7Cj4gLSAgICAgICAgICAgICAgIHJlZ3ZhbCAmPSB+U0lSRlNPQ19TUElf Q1NfSURMRV9TVEFUOwo+IC0gICAgICAgICAgICAgICB1c3BfbW9kZTEgfD0gU0lSRlNPQ19VU1Bf Q1NfSElHSF9WQUxJRDsKPiAtICAgICAgIH0KPiAtICAgICAgIGlmICghKHNwaS0+bW9kZSAmIFNQ SV9MU0JfRklSU1QpKSB7Cj4gLSAgICAgICAgICAgICAgIHJlZ3ZhbCB8PSBTSVJGU09DX1NQSV9U UkFOX01TQjsKPiAtICAgICAgICAgICAgICAgdXNwX21vZGUxICY9IH5TSVJGU09DX1VTUF9MU0I7 Cj4gLSAgICAgICB9IGVsc2Ugewo+IC0gICAgICAgICAgICAgICByZWd2YWwgJj0gflNJUkZTT0Nf U1BJX1RSQU5fTVNCOwo+IC0gICAgICAgICAgICAgICB1c3BfbW9kZTEgfD0gU0lSRlNPQ19VU1Bf TFNCOwo+IC0gICAgICAgfQo+IC0gICAgICAgaWYgKHNwaS0+bW9kZSAmIFNQSV9DUE9MKSB7Cj4g LSAgICAgICAgICAgICAgIHJlZ3ZhbCB8PSBTSVJGU09DX1NQSV9DTEtfSURMRV9TVEFUOwo+IC0g ICAgICAgICAgICAgICB1c3BfbW9kZTEgfD0gU0lSRlNPQ19VU1BfU0NMS19JRExFX1NUQVQ7Cj4g LSAgICAgICB9IGVsc2Ugewo+IC0gICAgICAgICAgICAgICByZWd2YWwgJj0gflNJUkZTT0NfU1BJ X0NMS19JRExFX1NUQVQ7Cj4gLSAgICAgICAgICAgICAgIHVzcF9tb2RlMSAmPSB+U0lSRlNPQ19V U1BfU0NMS19JRExFX1NUQVQ7Cj4gLSAgICAgICB9Cj4gLSAgICAgICAvKgo+IC0gICAgICAgICog RGF0YSBzaG91bGQgYmUgZHJpdmVuIGF0IGxlYXN0IDEvMiBjeWNsZSBiZWZvcmUgdGhlIGZldGNo IGVkZ2UKPiAtICAgICAgICAqIHRvIG1ha2Ugc3VyZSB0aGF0IGRhdGEgZ2V0cyBzdGFibGUgYXQg dGhlIGZldGNoIGVkZ2UuCj4gLSAgICAgICAgKi8KPiAtICAgICAgIGlmICgoKHNwaS0+bW9kZSAm IFNQSV9DUE9MKSAmJiAoc3BpLT5tb2RlICYgU1BJX0NQSEEpKSB8fAo+IC0gICAgICAgICAgICgh KHNwaS0+bW9kZSAmIFNQSV9DUE9MKSAmJiAhKHNwaS0+bW9kZSAmIFNQSV9DUEhBKSkpIHsKPiAt ICAgICAgICAgICAgICAgcmVndmFsICY9IH5TSVJGU09DX1NQSV9EUlZfUE9TX0VER0U7Cj4gLSAg ICAgICAgICAgICAgIHVzcF9tb2RlMSB8PSAoU0lSRlNPQ19VU1BfVFhEX0ZBTExJTkdfRURHRSB8 Cj4gLSAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICBTSVJGU09DX1VTUF9SWERfRkFMTElO R19FREdFKTsKPiAtICAgICAgIH0gZWxzZSB7Cj4gLSAgICAgICAgICAgICAgIHJlZ3ZhbCB8PSBT SVJGU09DX1NQSV9EUlZfUE9TX0VER0U7Cj4gLSAgICAgICAgICAgICAgIHVzcF9tb2RlMSAmPSB+ KFNJUkZTT0NfVVNQX1JYRF9GQUxMSU5HX0VER0UgfAo+IC0gICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgU0lSRlNPQ19VU1BfVFhEX0ZBTExJTkdfRURHRSk7Cj4gLSAgICAgICB9Cj4gLSAg ICAgICB3cml0ZWwoKFNJUkZTT0NfU1BJX0ZJRk9fTEVWRUxfQ0hLX01BU0soc3NwaSwgc3NwaS0+ Zmlmb19zaXplIC0gMikgPDwKPiAtICAgICAgICAgICAgICAgU0lSRlNPQ19TUElfRklGT19TQ19P RkZTRVQpIHwKPiAtICAgICAgICAgICAgICAgKFNJUkZTT0NfU1BJX0ZJRk9fTEVWRUxfQ0hLX01B U0soc3NwaSwgc3NwaS0+Zmlmb19zaXplIC8gMikgPDwKPiAtICAgICAgICAgICAgICAgU0lSRlNP Q19TUElfRklGT19MQ19PRkZTRVQpIHwKPiAtICAgICAgICAgICAgICAgKFNJUkZTT0NfU1BJX0ZJ Rk9fTEVWRUxfQ0hLX01BU0soc3NwaSwgMikgPDwKPiAtICAgICAgICAgICAgICAgU0lSRlNPQ19T UElfRklGT19IQ19PRkZTRVQpLAo+IC0gICAgICAgICAgICAgICBzc3BpLT5iYXNlICsgc3NwaS0+ cmVncy0+dHhmaWZvX2xldmVsX2Noayk7Cj4gLSAgICAgICB3cml0ZWwoKFNJUkZTT0NfU1BJX0ZJ Rk9fTEVWRUxfQ0hLX01BU0soc3NwaSwgMikgPDwKPiAtICAgICAgICAgICAgICAgU0lSRlNPQ19T UElfRklGT19TQ19PRkZTRVQpIHwKPiAtICAgICAgICAgICAgICAgKFNJUkZTT0NfU1BJX0ZJRk9f TEVWRUxfQ0hLX01BU0soc3NwaSwgc3NwaS0+Zmlmb19zaXplIC8gMikgPDwKPiAtICAgICAgICAg ICAgICAgU0lSRlNPQ19TUElfRklGT19MQ19PRkZTRVQpIHwKPiAtICAgICAgICAgICAgICAgKFNJ UkZTT0NfU1BJX0ZJRk9fTEVWRUxfQ0hLX01BU0soc3NwaSwgc3NwaS0+Zmlmb19zaXplIC0gMikg PDwKPiAtICAgICAgICAgICAgICAgU0lSRlNPQ19TUElfRklGT19IQ19PRkZTRVQpLAo+IC0gICAg ICAgICAgICAgICBzc3BpLT5iYXNlICsgc3NwaS0+cmVncy0+cnhmaWZvX2xldmVsX2Noayk7Cj4g LSAgICAgICAvKgo+IC0gICAgICAgICogaXQgc2hvdWxkIG5ldmVyIHNldCB0byBoYXJkd2FyZSBj cyBtb2RlIGJlY2F1c2UgaW4gaGFyZHdhcmUgY3MgbW9kZSwKPiAtICAgICAgICAqIGNzIHNpZ25h bCBjYW4ndCBjb250cm9sbGVkIGJ5IGRyaXZlci4KPiAtICAgICAgICAqLwo+IC0gICAgICAgc3dp dGNoIChzc3BpLT50eXBlKSB7Cj4gLSAgICAgICBjYXNlIFNJUkZfUkVBTF9TUEk6Cj4gLSAgICAg ICAgICAgICAgIHJlZ3ZhbCB8PSBTSVJGU09DX1NQSV9DU19JT19NT0RFOwo+IC0gICAgICAgICAg ICAgICB3cml0ZWwocmVndmFsLCBzc3BpLT5iYXNlICsgc3NwaS0+cmVncy0+c3BpX2N0cmwpOwo+ IC0gICAgICAgICAgICAgICBicmVhazsKPiAtICAgICAgIGNhc2UgU0lSRl9VU1BfU1BJX1AyOgo+ IC0gICAgICAgY2FzZSBTSVJGX1VTUF9TUElfQTc6Cj4gLSAgICAgICAgICAgICAgIHVzcF9tb2Rl MSB8PSBTSVJGU09DX1VTUF9TWU5DX01PREU7Cj4gLSAgICAgICAgICAgICAgIHVzcF9tb2RlMSB8 PSBTSVJGU09DX1VTUF9URlNfSU9fTU9ERTsKPiAtICAgICAgICAgICAgICAgdXNwX21vZGUxICY9 IH5TSVJGU09DX1VTUF9URlNfSU9fSU5QVVQ7Cj4gLSAgICAgICAgICAgICAgIHdyaXRlbCh1c3Bf bW9kZTEsIHNzcGktPmJhc2UgKyBzc3BpLT5yZWdzLT51c3BfbW9kZTEpOwo+IC0gICAgICAgICAg ICAgICBicmVhazsKPiAtICAgICAgIH0KPiAtCj4gLSAgICAgICByZXR1cm4gMDsKPiAtfQo+IC0K PiAtc3RhdGljIGludAo+IC1zcGlfc2lyZnNvY19zZXR1cF90cmFuc2ZlcihzdHJ1Y3Qgc3BpX2Rl dmljZSAqc3BpLCBzdHJ1Y3Qgc3BpX3RyYW5zZmVyICp0KQo+IC17Cj4gLSAgICAgICBzdHJ1Y3Qg c2lyZnNvY19zcGkgKnNzcGk7Cj4gLSAgICAgICB1OCBiaXRzX3Blcl93b3JkID0gMDsKPiAtICAg ICAgIGludCBoeiA9IDA7Cj4gLSAgICAgICB1MzIgcmVndmFsLCB0eGZpZm9fY3RybCwgcnhmaWZv X2N0cmwsIHR4X2ZybV9jdGwsIHJ4X2ZybV9jdGwsIHVzcF9tb2RlMjsKPiAtCj4gLSAgICAgICBz c3BpID0gc3BpX21hc3Rlcl9nZXRfZGV2ZGF0YShzcGktPm1hc3Rlcik7Cj4gLQo+IC0gICAgICAg Yml0c19wZXJfd29yZCA9ICh0KSA/IHQtPmJpdHNfcGVyX3dvcmQgOiBzcGktPmJpdHNfcGVyX3dv cmQ7Cj4gLSAgICAgICBoeiA9IHQgJiYgdC0+c3BlZWRfaHogPyB0LT5zcGVlZF9oeiA6IHNwaS0+ bWF4X3NwZWVkX2h6Owo+IC0KPiAtICAgICAgIHVzcF9tb2RlMiA9IHJlZ3ZhbCA9IChzc3BpLT5j dHJsX2ZyZXEgLyAoMiAqIGh6KSkgLSAxOwo+IC0gICAgICAgaWYgKHJlZ3ZhbCA+IDB4RkZGRiB8 fCByZWd2YWwgPCAwKSB7Cj4gLSAgICAgICAgICAgICAgIGRldl9lcnIoJnNwaS0+ZGV2LCAiU3Bl ZWQgJWQgbm90IHN1cHBvcnRlZFxuIiwgaHopOwo+IC0gICAgICAgICAgICAgICByZXR1cm4gLUVJ TlZBTDsKPiAtICAgICAgIH0KPiAtICAgICAgIHN3aXRjaCAoYml0c19wZXJfd29yZCkgewo+IC0g ICAgICAgY2FzZSA4Ogo+IC0gICAgICAgICAgICAgICByZWd2YWwgfD0gU0lSRlNPQ19TUElfVFJB Tl9EQVRfRk9STUFUXzg7Cj4gLSAgICAgICAgICAgICAgIHNzcGktPnJ4X3dvcmQgPSBzcGlfc2ly ZnNvY19yeF93b3JkX3U4Owo+IC0gICAgICAgICAgICAgICBzc3BpLT50eF93b3JkID0gc3BpX3Np cmZzb2NfdHhfd29yZF91ODsKPiAtICAgICAgICAgICAgICAgYnJlYWs7Cj4gLSAgICAgICBjYXNl IDEyOgo+IC0gICAgICAgY2FzZSAxNjoKPiAtICAgICAgICAgICAgICAgcmVndmFsIHw9IChiaXRz X3Blcl93b3JkID09ICAxMikgPwo+IC0gICAgICAgICAgICAgICAgICAgICAgIFNJUkZTT0NfU1BJ X1RSQU5fREFUX0ZPUk1BVF8xMiA6Cj4gLSAgICAgICAgICAgICAgICAgICAgICAgU0lSRlNPQ19T UElfVFJBTl9EQVRfRk9STUFUXzE2Owo+IC0gICAgICAgICAgICAgICBzc3BpLT5yeF93b3JkID0g c3BpX3NpcmZzb2Nfcnhfd29yZF91MTY7Cj4gLSAgICAgICAgICAgICAgIHNzcGktPnR4X3dvcmQg PSBzcGlfc2lyZnNvY190eF93b3JkX3UxNjsKPiAtICAgICAgICAgICAgICAgYnJlYWs7Cj4gLSAg ICAgICBjYXNlIDMyOgo+IC0gICAgICAgICAgICAgICByZWd2YWwgfD0gU0lSRlNPQ19TUElfVFJB Tl9EQVRfRk9STUFUXzMyOwo+IC0gICAgICAgICAgICAgICBzc3BpLT5yeF93b3JkID0gc3BpX3Np cmZzb2Nfcnhfd29yZF91MzI7Cj4gLSAgICAgICAgICAgICAgIHNzcGktPnR4X3dvcmQgPSBzcGlf c2lyZnNvY190eF93b3JkX3UzMjsKPiAtICAgICAgICAgICAgICAgYnJlYWs7Cj4gLSAgICAgICBk ZWZhdWx0Ogo+IC0gICAgICAgICAgICAgICBkZXZfZXJyKCZzcGktPmRldiwgImJwdyAlZCBub3Qg c3VwcG9ydGVkXG4iLCBiaXRzX3Blcl93b3JkKTsKPiAtICAgICAgICAgICAgICAgcmV0dXJuIC1F SU5WQUw7Cj4gLSAgICAgICB9Cj4gLSAgICAgICBzc3BpLT53b3JkX3dpZHRoID0gRElWX1JPVU5E X1VQKGJpdHNfcGVyX3dvcmQsIDgpOwo+IC0gICAgICAgdHhmaWZvX2N0cmwgPSAoKChzc3BpLT5m aWZvX3NpemUgLyAyKSAmCj4gLSAgICAgICAgICAgICAgICAgICAgICAgU0lSRlNPQ19TUElfRklG T19USERfTUFTSyhzc3BpKSkKPiAtICAgICAgICAgICAgICAgICAgICAgICA8PCBTSVJGU09DX1NQ SV9GSUZPX1RIRF9PRkZTRVQpIHwKPiAtICAgICAgICAgICAgICAgICAgICAgICAoc3NwaS0+d29y ZF93aWR0aCA+PiAxKTsKPiAtICAgICAgIHJ4Zmlmb19jdHJsID0gKCgoc3NwaS0+Zmlmb19zaXpl IC8gMikgJgo+IC0gICAgICAgICAgICAgICAgICAgICAgIFNJUkZTT0NfU1BJX0ZJRk9fVEhEX01B U0soc3NwaSkpCj4gLSAgICAgICAgICAgICAgICAgICAgICAgPDwgU0lSRlNPQ19TUElfRklGT19U SERfT0ZGU0VUKSB8Cj4gLSAgICAgICAgICAgICAgICAgICAgICAgKHNzcGktPndvcmRfd2lkdGgg Pj4gMSk7Cj4gLSAgICAgICB3cml0ZWwodHhmaWZvX2N0cmwsIHNzcGktPmJhc2UgKyBzc3BpLT5y ZWdzLT50eGZpZm9fY3RybCk7Cj4gLSAgICAgICB3cml0ZWwocnhmaWZvX2N0cmwsIHNzcGktPmJh c2UgKyBzc3BpLT5yZWdzLT5yeGZpZm9fY3RybCk7Cj4gLSAgICAgICBpZiAoc3NwaS0+dHlwZSA9 PSBTSVJGX1VTUF9TUElfUDIgfHwKPiAtICAgICAgICAgICAgICAgc3NwaS0+dHlwZSA9PSBTSVJG X1VTUF9TUElfQTcpIHsKPiAtICAgICAgICAgICAgICAgdHhfZnJtX2N0bCA9IDA7Cj4gLSAgICAg ICAgICAgICAgIHR4X2ZybV9jdGwgfD0gKChiaXRzX3Blcl93b3JkIC0gMSkgJiBTSVJGU09DX1VT UF9UWF9EQVRBX01BU0spCj4gLSAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICA8PCBTSVJG U09DX1VTUF9UWF9EQVRBX09GRlNFVDsKPiAtICAgICAgICAgICAgICAgdHhfZnJtX2N0bCB8PSAo KGJpdHNfcGVyX3dvcmQgKyAxICsgU0lSRlNPQ19VU1BfVFhEX0RFTEFZX0xFTgo+IC0gICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgLSAxKSAmIFNJUkZTT0NfVVNQX1RYX1NZTkNfTUFTSykg PDwKPiAtICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIFNJUkZTT0NfVVNQX1RYX1NZTkNf T0ZGU0VUOwo+IC0gICAgICAgICAgICAgICB0eF9mcm1fY3RsIHw9ICgoYml0c19wZXJfd29yZCAr IDEgKyBTSVJGU09DX1VTUF9UWERfREVMQVlfTEVOCj4gLSAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICArIDIgLSAxKSAmIFNJUkZTT0NfVVNQX1RYX0ZSQU1FX01BU0spIDw8Cj4gLSAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICBTSVJGU09DX1VTUF9UWF9GUkFNRV9PRkZTRVQ7Cj4g LSAgICAgICAgICAgICAgIHR4X2ZybV9jdGwgfD0gKChiaXRzX3Blcl93b3JkIC0gMSkgJgo+IC0g ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgU0lSRlNPQ19VU1BfVFhfU0hJRlRFUl9NQVNL KSA8PAo+IC0gICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgU0lSRlNPQ19VU1BfVFhfU0hJ RlRFUl9PRkZTRVQ7Cj4gLSAgICAgICAgICAgICAgIHJ4X2ZybV9jdGwgPSAwOwo+IC0gICAgICAg ICAgICAgICByeF9mcm1fY3RsIHw9ICgoYml0c19wZXJfd29yZCAtIDEpICYgU0lSRlNPQ19VU1Bf UlhfREFUQV9NQVNLKQo+IC0gICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgPDwgU0lSRlNP Q19VU1BfUlhfREFUQV9PRkZTRVQ7Cj4gLSAgICAgICAgICAgICAgIHJ4X2ZybV9jdGwgfD0gKChi aXRzX3Blcl93b3JkICsgMSArIFNJUkZTT0NfVVNQX1JYRF9ERUxBWV9MRU4KPiAtICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICsgMiAtIDEpICYgU0lSRlNPQ19VU1BfUlhfRlJBTUVfTUFT SykgPDwKPiAtICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIFNJUkZTT0NfVVNQX1JYX0ZS QU1FX09GRlNFVDsKPiAtICAgICAgICAgICAgICAgcnhfZnJtX2N0bCB8PSAoKGJpdHNfcGVyX3dv cmQgLSAxKQo+IC0gICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgJiBTSVJGU09DX1VTUF9S WF9TSElGVEVSX01BU0spIDw8Cj4gLSAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICBTSVJG U09DX1VTUF9SWF9TSElGVEVSX09GRlNFVDsKPiAtICAgICAgICAgICAgICAgd3JpdGVsKHR4X2Zy bV9jdGwgfCAoKCh1c3BfbW9kZTIgPj4gMTApICYKPiAtICAgICAgICAgICAgICAgICAgICAgICBT SVJGU09DX1VTUF9DTEtfMTBfMTFfTUFTSykgPDwKPiAtICAgICAgICAgICAgICAgICAgICAgICBT SVJGU09DX1VTUF9DTEtfMTBfMTFfT0ZGU0VUKSwKPiAtICAgICAgICAgICAgICAgICAgICAgICBz c3BpLT5iYXNlICsgc3NwaS0+cmVncy0+dXNwX3R4X2ZyYW1lX2N0cmwpOwo+IC0gICAgICAgICAg ICAgICB3cml0ZWwocnhfZnJtX2N0bCB8ICgoKHVzcF9tb2RlMiA+PiAxMikgJgo+IC0gICAgICAg ICAgICAgICAgICAgICAgIFNJUkZTT0NfVVNQX0NMS18xMl8xNV9NQVNLKSA8PAo+IC0gICAgICAg ICAgICAgICAgICAgICAgIFNJUkZTT0NfVVNQX0NMS18xMl8xNV9PRkZTRVQpLAo+IC0gICAgICAg ICAgICAgICAgICAgICAgIHNzcGktPmJhc2UgKyBzc3BpLT5yZWdzLT51c3BfcnhfZnJhbWVfY3Ry bCk7Cj4gLSAgICAgICAgICAgICAgIHdyaXRlbChyZWFkbChzc3BpLT5iYXNlICsgc3NwaS0+cmVn cy0+dXNwX21vZGUyKSB8Cj4gLSAgICAgICAgICAgICAgICAgICAgICAgKCh1c3BfbW9kZTIgJiBT SVJGU09DX1VTUF9DTEtfRElWSVNPUl9NQVNLKSA8PAo+IC0gICAgICAgICAgICAgICAgICAgICAg IFNJUkZTT0NfVVNQX0NMS19ESVZJU09SX09GRlNFVCkgfAo+IC0gICAgICAgICAgICAgICAgICAg ICAgIChTSVJGU09DX1VTUF9SWERfREVMQVlfTEVOIDw8Cj4gLSAgICAgICAgICAgICAgICAgICAg ICAgIFNJUkZTT0NfVVNQX1JYRF9ERUxBWV9PRkZTRVQpIHwKPiAtICAgICAgICAgICAgICAgICAg ICAgICAoU0lSRlNPQ19VU1BfVFhEX0RFTEFZX0xFTiA8PAo+IC0gICAgICAgICAgICAgICAgICAg ICAgICBTSVJGU09DX1VTUF9UWERfREVMQVlfT0ZGU0VUKSwKPiAtICAgICAgICAgICAgICAgICAg ICAgICBzc3BpLT5iYXNlICsgc3NwaS0+cmVncy0+dXNwX21vZGUyKTsKPiAtICAgICAgIH0KPiAt ICAgICAgIGlmIChzc3BpLT50eXBlID09IFNJUkZfUkVBTF9TUEkpCj4gLSAgICAgICAgICAgICAg IHdyaXRlbChyZWd2YWwsIHNzcGktPmJhc2UgKyBzc3BpLT5yZWdzLT5zcGlfY3RybCk7Cj4gLSAg ICAgICBzcGlfc2lyZnNvY19jb25maWdfbW9kZShzcGkpOwo+IC0gICAgICAgaWYgKHNzcGktPnR5 cGUgPT0gU0lSRl9SRUFMX1NQSSkgewo+IC0gICAgICAgICAgICAgICBpZiAodCAmJiB0LT50eF9i dWYgJiYgIXQtPnJ4X2J1ZiAmJgo+IC0gICAgICAgICAgICAgICAgICAgICAgICh0LT5sZW4gPD0g U0lSRlNPQ19NQVhfQ01EX0JZVEVTKSkgewo+IC0gICAgICAgICAgICAgICAgICAgICAgIHNzcGkt PnR4X2J5X2NtZCA9IHRydWU7Cj4gLSAgICAgICAgICAgICAgICAgICAgICAgd3JpdGVsKHJlYWRs KHNzcGktPmJhc2UgKyBzc3BpLT5yZWdzLT5zcGlfY3RybCkgfAo+IC0gICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgKFNJUkZTT0NfU1BJX0NNRF9CWVRFX05VTSgodC0+bGVuIC0gMSkpIHwK PiAtICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIFNJUkZTT0NfU1BJX0NNRF9NT0RFKSwK PiAtICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIHNzcGktPmJhc2UgKyBzc3BpLT5yZWdz LT5zcGlfY3RybCk7Cj4gLSAgICAgICAgICAgICAgIH0gZWxzZSB7Cj4gLSAgICAgICAgICAgICAg ICAgICAgICAgc3NwaS0+dHhfYnlfY21kID0gZmFsc2U7Cj4gLSAgICAgICAgICAgICAgICAgICAg ICAgd3JpdGVsKHJlYWRsKHNzcGktPmJhc2UgKyBzc3BpLT5yZWdzLT5zcGlfY3RybCkgJgo+IC0g ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgflNJUkZTT0NfU1BJX0NNRF9NT0RFLAo+IC0g ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgc3NwaS0+YmFzZSArIHNzcGktPnJlZ3MtPnNw aV9jdHJsKTsKPiAtICAgICAgICAgICAgICAgfQo+IC0gICAgICAgfQo+IC0gICAgICAgaWYgKElT X0RNQV9WQUxJRCh0KSkgewo+IC0gICAgICAgICAgICAgICAvKiBFbmFibGUgRE1BIG1vZGUgZm9y IFJYLCBUWCAqLwo+IC0gICAgICAgICAgICAgICB3cml0ZWwoMCwgc3NwaS0+YmFzZSArIHNzcGkt PnJlZ3MtPnR4X2RtYV9pb19jdHJsKTsKPiAtICAgICAgICAgICAgICAgd3JpdGVsKFNJUkZTT0Nf U1BJX1JYX0RNQV9GTFVTSCwKPiAtICAgICAgICAgICAgICAgICAgICAgICBzc3BpLT5iYXNlICsg c3NwaS0+cmVncy0+cnhfZG1hX2lvX2N0cmwpOwo+IC0gICAgICAgfSBlbHNlIHsKPiAtICAgICAg ICAgICAgICAgLyogRW5hYmxlIElPIG1vZGUgZm9yIFJYLCBUWCAqLwo+IC0gICAgICAgICAgICAg ICB3cml0ZWwoU0lSRlNPQ19TUElfSU9fTU9ERV9TRUwsCj4gLSAgICAgICAgICAgICAgICAgICAg ICAgc3NwaS0+YmFzZSArIHNzcGktPnJlZ3MtPnR4X2RtYV9pb19jdHJsKTsKPiAtICAgICAgICAg ICAgICAgd3JpdGVsKFNJUkZTT0NfU1BJX0lPX01PREVfU0VMLAo+IC0gICAgICAgICAgICAgICAg ICAgICAgIHNzcGktPmJhc2UgKyBzc3BpLT5yZWdzLT5yeF9kbWFfaW9fY3RybCk7Cj4gLSAgICAg ICB9Cj4gLSAgICAgICByZXR1cm4gMDsKPiAtfQo+IC0KPiAtc3RhdGljIGludCBzcGlfc2lyZnNv Y19zZXR1cChzdHJ1Y3Qgc3BpX2RldmljZSAqc3BpKQo+IC17Cj4gLSAgICAgICBzdHJ1Y3Qgc2ly ZnNvY19zcGkgKnNzcGk7Cj4gLSAgICAgICBpbnQgcmV0ID0gMDsKPiAtCj4gLSAgICAgICBzc3Bp ID0gc3BpX21hc3Rlcl9nZXRfZGV2ZGF0YShzcGktPm1hc3Rlcik7Cj4gLSAgICAgICBpZiAoc3Bp LT5jc19ncGlvID09IC1FTk9FTlQpCj4gLSAgICAgICAgICAgICAgIHNzcGktPmh3X2NzID0gdHJ1 ZTsKPiAtICAgICAgIGVsc2Ugewo+IC0gICAgICAgICAgICAgICBzc3BpLT5od19jcyA9IGZhbHNl Owo+IC0gICAgICAgICAgICAgICBpZiAoIXNwaV9nZXRfY3RsZGF0YShzcGkpKSB7Cj4gLSAgICAg ICAgICAgICAgICAgICAgICAgdm9pZCAqY3MgPSBrbWFsbG9jKHNpemVvZihpbnQpLCBHRlBfS0VS TkVMKTsKPiAtICAgICAgICAgICAgICAgICAgICAgICBpZiAoIWNzKSB7Cj4gLSAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICByZXQgPSAtRU5PTUVNOwo+IC0gICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgZ290byBleGl0Owo+IC0gICAgICAgICAgICAgICAgICAgICAgIH0KPiAtICAg ICAgICAgICAgICAgICAgICAgICByZXQgPSBncGlvX2lzX3ZhbGlkKHNwaS0+Y3NfZ3Bpbyk7Cj4g LSAgICAgICAgICAgICAgICAgICAgICAgaWYgKCFyZXQpIHsKPiAtICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgIGRldl9lcnIoJnNwaS0+ZGV2LCAibm8gdmFsaWQgZ3Bpb1xuIik7Cj4gLSAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICByZXQgPSAtRU5PRU5UOwo+IC0gICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgZ290byBleGl0Owo+IC0gICAgICAgICAgICAgICAgICAgICAg IH0KPiAtICAgICAgICAgICAgICAgICAgICAgICByZXQgPSBncGlvX3JlcXVlc3Qoc3BpLT5jc19n cGlvLCBEUklWRVJfTkFNRSk7Cj4gLSAgICAgICAgICAgICAgICAgICAgICAgaWYgKHJldCkgewo+ IC0gICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgZGV2X2Vycigmc3BpLT5kZXYsICJmYWls ZWQgdG8gcmVxdWVzdCBncGlvXG4iKTsKPiAtICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg IGdvdG8gZXhpdDsKPiAtICAgICAgICAgICAgICAgICAgICAgICB9Cj4gLSAgICAgICAgICAgICAg ICAgICAgICAgc3BpX3NldF9jdGxkYXRhKHNwaSwgY3MpOwo+IC0gICAgICAgICAgICAgICB9Cj4g LSAgICAgICB9Cj4gLSAgICAgICBzcGlfc2lyZnNvY19jb25maWdfbW9kZShzcGkpOwo+IC0gICAg ICAgc3BpX3NpcmZzb2NfY2hpcHNlbGVjdChzcGksIEJJVEJBTkdfQ1NfSU5BQ1RJVkUpOwo+IC1l eGl0Ogo+IC0gICAgICAgcmV0dXJuIHJldDsKPiAtfQo+IC0KPiAtc3RhdGljIHZvaWQgc3BpX3Np cmZzb2NfY2xlYW51cChzdHJ1Y3Qgc3BpX2RldmljZSAqc3BpKQo+IC17Cj4gLSAgICAgICBpZiAo c3BpX2dldF9jdGxkYXRhKHNwaSkpIHsKPiAtICAgICAgICAgICAgICAgZ3Bpb19mcmVlKHNwaS0+ Y3NfZ3Bpbyk7Cj4gLSAgICAgICAgICAgICAgIGtmcmVlKHNwaV9nZXRfY3RsZGF0YShzcGkpKTsK PiAtICAgICAgIH0KPiAtfQo+IC0KPiAtc3RhdGljIGNvbnN0IHN0cnVjdCBzaXJmX3NwaV9jb21w X2RhdGEgc2lyZl9yZWFsX3NwaSA9IHsKPiAtICAgICAgIC5yZWdzID0gJnJlYWxfc3BpX3JlZ2lz dGVyLAo+IC0gICAgICAgLnR5cGUgPSBTSVJGX1JFQUxfU1BJLAo+IC0gICAgICAgLmRhdF9tYXhf ZnJtX2xlbiA9IDY0ICogMTAyNCwKPiAtICAgICAgIC5maWZvX3NpemUgPSAyNTYsCj4gLX07Cj4g LQo+IC1zdGF0aWMgY29uc3Qgc3RydWN0IHNpcmZfc3BpX2NvbXBfZGF0YSBzaXJmX3VzcF9zcGlf cDIgPSB7Cj4gLSAgICAgICAucmVncyA9ICZ1c3Bfc3BpX3JlZ2lzdGVyLAo+IC0gICAgICAgLnR5 cGUgPSBTSVJGX1VTUF9TUElfUDIsCj4gLSAgICAgICAuZGF0X21heF9mcm1fbGVuID0gMTAyNCAq IDEwMjQsCj4gLSAgICAgICAuZmlmb19zaXplID0gMTI4LAo+IC0gICAgICAgLmh3aW5pdCA9IHNp cmZzb2NfdXNwX2h3aW5pdCwKPiAtfTsKPiAtCj4gLXN0YXRpYyBjb25zdCBzdHJ1Y3Qgc2lyZl9z cGlfY29tcF9kYXRhIHNpcmZfdXNwX3NwaV9hNyA9IHsKPiAtICAgICAgIC5yZWdzID0gJnVzcF9z cGlfcmVnaXN0ZXIsCj4gLSAgICAgICAudHlwZSA9IFNJUkZfVVNQX1NQSV9BNywKPiAtICAgICAg IC5kYXRfbWF4X2ZybV9sZW4gPSAxMDI0ICogMTAyNCwKPiAtICAgICAgIC5maWZvX3NpemUgPSA1 MTIsCj4gLSAgICAgICAuaHdpbml0ID0gc2lyZnNvY191c3BfaHdpbml0LAo+IC19Owo+IC0KPiAt c3RhdGljIGNvbnN0IHN0cnVjdCBvZl9kZXZpY2VfaWQgc3BpX3NpcmZzb2Nfb2ZfbWF0Y2hbXSA9 IHsKPiAtICAgICAgIHsgLmNvbXBhdGlibGUgPSAic2lyZixwcmltYTItc3BpIiwgLmRhdGEgPSAm c2lyZl9yZWFsX3NwaX0sCj4gLSAgICAgICB7IC5jb21wYXRpYmxlID0gInNpcmYscHJpbWEyLXVz cC1zcGkiLCAuZGF0YSA9ICZzaXJmX3VzcF9zcGlfcDJ9LAo+IC0gICAgICAgeyAuY29tcGF0aWJs ZSA9ICJzaXJmLGF0bGFzNy11c3Atc3BpIiwgLmRhdGEgPSAmc2lyZl91c3Bfc3BpX2E3fSwKPiAt ICAgICAgIHt9Cj4gLX07Cj4gLU1PRFVMRV9ERVZJQ0VfVEFCTEUob2YsIHNwaV9zaXJmc29jX29m X21hdGNoKTsKPiAtCj4gLXN0YXRpYyBpbnQgc3BpX3NpcmZzb2NfcHJvYmUoc3RydWN0IHBsYXRm b3JtX2RldmljZSAqcGRldikKPiAtewo+IC0gICAgICAgc3RydWN0IHNpcmZzb2Nfc3BpICpzc3Bp Owo+IC0gICAgICAgc3RydWN0IHNwaV9tYXN0ZXIgKm1hc3RlcjsKPiAtICAgICAgIGNvbnN0IHN0 cnVjdCBzaXJmX3NwaV9jb21wX2RhdGEgKnNwaV9jb21wX2RhdGE7Cj4gLSAgICAgICBpbnQgaXJx Owo+IC0gICAgICAgaW50IHJldDsKPiAtICAgICAgIGNvbnN0IHN0cnVjdCBvZl9kZXZpY2VfaWQg Km1hdGNoOwo+IC0KPiAtICAgICAgIHJldCA9IGRldmljZV9yZXNldCgmcGRldi0+ZGV2KTsKPiAt ICAgICAgIGlmIChyZXQpIHsKPiAtICAgICAgICAgICAgICAgZGV2X2VycigmcGRldi0+ZGV2LCAi U1BJIHJlc2V0IGZhaWxlZCFcbiIpOwo+IC0gICAgICAgICAgICAgICByZXR1cm4gcmV0Owo+IC0g ICAgICAgfQo+IC0KPiAtICAgICAgIG1hc3RlciA9IHNwaV9hbGxvY19tYXN0ZXIoJnBkZXYtPmRl diwgc2l6ZW9mKCpzc3BpKSk7Cj4gLSAgICAgICBpZiAoIW1hc3Rlcikgewo+IC0gICAgICAgICAg ICAgICBkZXZfZXJyKCZwZGV2LT5kZXYsICJVbmFibGUgdG8gYWxsb2NhdGUgU1BJIG1hc3Rlclxu Iik7Cj4gLSAgICAgICAgICAgICAgIHJldHVybiAtRU5PTUVNOwo+IC0gICAgICAgfQo+IC0gICAg ICAgbWF0Y2ggPSBvZl9tYXRjaF9ub2RlKHNwaV9zaXJmc29jX29mX21hdGNoLCBwZGV2LT5kZXYu b2Zfbm9kZSk7Cj4gLSAgICAgICBwbGF0Zm9ybV9zZXRfZHJ2ZGF0YShwZGV2LCBtYXN0ZXIpOwo+ IC0gICAgICAgc3NwaSA9IHNwaV9tYXN0ZXJfZ2V0X2RldmRhdGEobWFzdGVyKTsKPiAtICAgICAg IHNzcGktPmZpZm9fZnVsbF9vZmZzZXQgPSBpbG9nMihzc3BpLT5maWZvX3NpemUpOwo+IC0gICAg ICAgc3BpX2NvbXBfZGF0YSA9IG1hdGNoLT5kYXRhOwo+IC0gICAgICAgc3NwaS0+cmVncyA9IHNw aV9jb21wX2RhdGEtPnJlZ3M7Cj4gLSAgICAgICBzc3BpLT50eXBlID0gc3BpX2NvbXBfZGF0YS0+ dHlwZTsKPiAtICAgICAgIHNzcGktPmZpZm9fbGV2ZWxfY2hrX21hc2sgPSAoc3NwaS0+Zmlmb19z aXplIC8gNCkgLSAxOwo+IC0gICAgICAgc3NwaS0+ZGF0X21heF9mcm1fbGVuID0gc3BpX2NvbXBf ZGF0YS0+ZGF0X21heF9mcm1fbGVuOwo+IC0gICAgICAgc3NwaS0+Zmlmb19zaXplID0gc3BpX2Nv bXBfZGF0YS0+Zmlmb19zaXplOwo+IC0gICAgICAgc3NwaS0+YmFzZSA9IGRldm1fcGxhdGZvcm1f aW9yZW1hcF9yZXNvdXJjZShwZGV2LCAwKTsKPiAtICAgICAgIGlmIChJU19FUlIoc3NwaS0+YmFz ZSkpIHsKPiAtICAgICAgICAgICAgICAgcmV0ID0gUFRSX0VSUihzc3BpLT5iYXNlKTsKPiAtICAg ICAgICAgICAgICAgZ290byBmcmVlX21hc3RlcjsKPiAtICAgICAgIH0KPiAtICAgICAgIGlycSA9 IHBsYXRmb3JtX2dldF9pcnEocGRldiwgMCk7Cj4gLSAgICAgICBpZiAoaXJxIDwgMCkgewo+IC0g ICAgICAgICAgICAgICByZXQgPSAtRU5YSU87Cj4gLSAgICAgICAgICAgICAgIGdvdG8gZnJlZV9t YXN0ZXI7Cj4gLSAgICAgICB9Cj4gLSAgICAgICByZXQgPSBkZXZtX3JlcXVlc3RfaXJxKCZwZGV2 LT5kZXYsIGlycSwgc3BpX3NpcmZzb2NfaXJxLCAwLAo+IC0gICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgRFJJVkVSX05BTUUsIHNzcGkpOwo+IC0gICAgICAgaWYgKHJldCkKPiAtICAgICAg ICAgICAgICAgZ290byBmcmVlX21hc3RlcjsKPiAtCj4gLSAgICAgICBzc3BpLT5iaXRiYW5nLm1h c3RlciA9IG1hc3RlcjsKPiAtICAgICAgIHNzcGktPmJpdGJhbmcuY2hpcHNlbGVjdCA9IHNwaV9z aXJmc29jX2NoaXBzZWxlY3Q7Cj4gLSAgICAgICBzc3BpLT5iaXRiYW5nLnNldHVwX3RyYW5zZmVy ID0gc3BpX3NpcmZzb2Nfc2V0dXBfdHJhbnNmZXI7Cj4gLSAgICAgICBzc3BpLT5iaXRiYW5nLnR4 cnhfYnVmcyA9IHNwaV9zaXJmc29jX3RyYW5zZmVyOwo+IC0gICAgICAgc3NwaS0+Yml0YmFuZy5t YXN0ZXItPnNldHVwID0gc3BpX3NpcmZzb2Nfc2V0dXA7Cj4gLSAgICAgICBzc3BpLT5iaXRiYW5n Lm1hc3Rlci0+Y2xlYW51cCA9IHNwaV9zaXJmc29jX2NsZWFudXA7Cj4gLSAgICAgICBtYXN0ZXIt PmJ1c19udW0gPSBwZGV2LT5pZDsKPiAtICAgICAgIG1hc3Rlci0+bW9kZV9iaXRzID0gU1BJX0NQ T0wgfCBTUElfQ1BIQSB8IFNQSV9MU0JfRklSU1QgfCBTUElfQ1NfSElHSDsKPiAtICAgICAgIG1h c3Rlci0+Yml0c19wZXJfd29yZF9tYXNrID0gU1BJX0JQV19NQVNLKDgpIHwgU1BJX0JQV19NQVNL KDEyKSB8Cj4gLSAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIFNQSV9CUFdf TUFTSygxNikgfCBTUElfQlBXX01BU0soMzIpOwo+IC0gICAgICAgbWFzdGVyLT5tYXhfc3BlZWRf aHogPSBTSVJGU09DX1NQSV9ERUZBVUxUX0ZSUTsKPiAtICAgICAgIG1hc3Rlci0+ZmxhZ3MgPSBT UElfTUFTVEVSX01VU1RfUlggfCBTUElfTUFTVEVSX01VU1RfVFg7Cj4gLSAgICAgICBzc3BpLT5i aXRiYW5nLm1hc3Rlci0+ZGV2Lm9mX25vZGUgPSBwZGV2LT5kZXYub2Zfbm9kZTsKPiAtCj4gLSAg ICAgICAvKiByZXF1ZXN0IERNQSBjaGFubmVscyAqLwo+IC0gICAgICAgc3NwaS0+cnhfY2hhbiA9 IGRtYV9yZXF1ZXN0X2NoYW4oJnBkZXYtPmRldiwgInJ4Iik7Cj4gLSAgICAgICBpZiAoSVNfRVJS KHNzcGktPnJ4X2NoYW4pKSB7Cj4gLSAgICAgICAgICAgICAgIGRldl9lcnIoJnBkZXYtPmRldiwg ImNhbiBub3QgYWxsb2NhdGUgcnggZG1hIGNoYW5uZWxcbiIpOwo+IC0gICAgICAgICAgICAgICBy ZXQgPSBQVFJfRVJSKHNzcGktPnJ4X2NoYW4pOwo+IC0gICAgICAgICAgICAgICBnb3RvIGZyZWVf bWFzdGVyOwo+IC0gICAgICAgfQo+IC0gICAgICAgc3NwaS0+dHhfY2hhbiA9IGRtYV9yZXF1ZXN0 X2NoYW4oJnBkZXYtPmRldiwgInR4Iik7Cj4gLSAgICAgICBpZiAoSVNfRVJSKHNzcGktPnR4X2No YW4pKSB7Cj4gLSAgICAgICAgICAgICAgIGRldl9lcnIoJnBkZXYtPmRldiwgImNhbiBub3QgYWxs b2NhdGUgdHggZG1hIGNoYW5uZWxcbiIpOwo+IC0gICAgICAgICAgICAgICByZXQgPSBQVFJfRVJS KHNzcGktPnR4X2NoYW4pOwo+IC0gICAgICAgICAgICAgICBnb3RvIGZyZWVfcnhfZG1hOwo+IC0g ICAgICAgfQo+IC0KPiAtICAgICAgIHNzcGktPmNsayA9IGNsa19nZXQoJnBkZXYtPmRldiwgTlVM TCk7Cj4gLSAgICAgICBpZiAoSVNfRVJSKHNzcGktPmNsaykpIHsKPiAtICAgICAgICAgICAgICAg cmV0ID0gUFRSX0VSUihzc3BpLT5jbGspOwo+IC0gICAgICAgICAgICAgICBnb3RvIGZyZWVfdHhf ZG1hOwo+IC0gICAgICAgfQo+IC0gICAgICAgY2xrX3ByZXBhcmVfZW5hYmxlKHNzcGktPmNsayk7 Cj4gLSAgICAgICBpZiAoc3BpX2NvbXBfZGF0YS0+aHdpbml0KQo+IC0gICAgICAgICAgICAgICBz cGlfY29tcF9kYXRhLT5od2luaXQoc3NwaSk7Cj4gLSAgICAgICBzc3BpLT5jdHJsX2ZyZXEgPSBj bGtfZ2V0X3JhdGUoc3NwaS0+Y2xrKTsKPiAtCj4gLSAgICAgICBpbml0X2NvbXBsZXRpb24oJnNz cGktPnJ4X2RvbmUpOwo+IC0gICAgICAgaW5pdF9jb21wbGV0aW9uKCZzc3BpLT50eF9kb25lKTsK PiAtCj4gLSAgICAgICByZXQgPSBzcGlfYml0YmFuZ19zdGFydCgmc3NwaS0+Yml0YmFuZyk7Cj4g LSAgICAgICBpZiAocmV0KQo+IC0gICAgICAgICAgICAgICBnb3RvIGZyZWVfY2xrOwo+IC0gICAg ICAgZGV2X2luZm8oJnBkZXYtPmRldiwgInJlZ2lzdGVyZWQsIGJ1cyBudW1iZXIgPSAlZFxuIiwg bWFzdGVyLT5idXNfbnVtKTsKPiAtCj4gLSAgICAgICByZXR1cm4gMDsKPiAtZnJlZV9jbGs6Cj4g LSAgICAgICBjbGtfZGlzYWJsZV91bnByZXBhcmUoc3NwaS0+Y2xrKTsKPiAtICAgICAgIGNsa19w dXQoc3NwaS0+Y2xrKTsKPiAtZnJlZV90eF9kbWE6Cj4gLSAgICAgICBkbWFfcmVsZWFzZV9jaGFu bmVsKHNzcGktPnR4X2NoYW4pOwo+IC1mcmVlX3J4X2RtYToKPiAtICAgICAgIGRtYV9yZWxlYXNl X2NoYW5uZWwoc3NwaS0+cnhfY2hhbik7Cj4gLWZyZWVfbWFzdGVyOgo+IC0gICAgICAgc3BpX21h c3Rlcl9wdXQobWFzdGVyKTsKPiAtCj4gLSAgICAgICByZXR1cm4gcmV0Owo+IC19Cj4gLQo+IC1z dGF0aWMgaW50ICBzcGlfc2lyZnNvY19yZW1vdmUoc3RydWN0IHBsYXRmb3JtX2RldmljZSAqcGRl dikKPiAtewo+IC0gICAgICAgc3RydWN0IHNwaV9tYXN0ZXIgKm1hc3RlcjsKPiAtICAgICAgIHN0 cnVjdCBzaXJmc29jX3NwaSAqc3NwaTsKPiAtCj4gLSAgICAgICBtYXN0ZXIgPSBwbGF0Zm9ybV9n ZXRfZHJ2ZGF0YShwZGV2KTsKPiAtICAgICAgIHNzcGkgPSBzcGlfbWFzdGVyX2dldF9kZXZkYXRh KG1hc3Rlcik7Cj4gLSAgICAgICBzcGlfYml0YmFuZ19zdG9wKCZzc3BpLT5iaXRiYW5nKTsKPiAt ICAgICAgIGNsa19kaXNhYmxlX3VucHJlcGFyZShzc3BpLT5jbGspOwo+IC0gICAgICAgY2xrX3B1 dChzc3BpLT5jbGspOwo+IC0gICAgICAgZG1hX3JlbGVhc2VfY2hhbm5lbChzc3BpLT5yeF9jaGFu KTsKPiAtICAgICAgIGRtYV9yZWxlYXNlX2NoYW5uZWwoc3NwaS0+dHhfY2hhbik7Cj4gLSAgICAg ICBzcGlfbWFzdGVyX3B1dChtYXN0ZXIpOwo+IC0gICAgICAgcmV0dXJuIDA7Cj4gLX0KPiAtCj4g LSNpZmRlZiBDT05GSUdfUE1fU0xFRVAKPiAtc3RhdGljIGludCBzcGlfc2lyZnNvY19zdXNwZW5k KHN0cnVjdCBkZXZpY2UgKmRldikKPiAtewo+IC0gICAgICAgc3RydWN0IHNwaV9tYXN0ZXIgKm1h c3RlciA9IGRldl9nZXRfZHJ2ZGF0YShkZXYpOwo+IC0gICAgICAgc3RydWN0IHNpcmZzb2Nfc3Bp ICpzc3BpID0gc3BpX21hc3Rlcl9nZXRfZGV2ZGF0YShtYXN0ZXIpOwo+IC0gICAgICAgaW50IHJl dDsKPiAtCj4gLSAgICAgICByZXQgPSBzcGlfbWFzdGVyX3N1c3BlbmQobWFzdGVyKTsKPiAtICAg ICAgIGlmIChyZXQpCj4gLSAgICAgICAgICAgICAgIHJldHVybiByZXQ7Cj4gLQo+IC0gICAgICAg Y2xrX2Rpc2FibGUoc3NwaS0+Y2xrKTsKPiAtICAgICAgIHJldHVybiAwOwo+IC19Cj4gLQo+IC1z dGF0aWMgaW50IHNwaV9zaXJmc29jX3Jlc3VtZShzdHJ1Y3QgZGV2aWNlICpkZXYpCj4gLXsKPiAt ICAgICAgIHN0cnVjdCBzcGlfbWFzdGVyICptYXN0ZXIgPSBkZXZfZ2V0X2RydmRhdGEoZGV2KTsK PiAtICAgICAgIHN0cnVjdCBzaXJmc29jX3NwaSAqc3NwaSA9IHNwaV9tYXN0ZXJfZ2V0X2RldmRh dGEobWFzdGVyKTsKPiAtCj4gLSAgICAgICBjbGtfZW5hYmxlKHNzcGktPmNsayk7Cj4gLSAgICAg ICB3cml0ZWwoU0lSRlNPQ19TUElfRklGT19SRVNFVCwgc3NwaS0+YmFzZSArIHNzcGktPnJlZ3Mt PnR4Zmlmb19vcCk7Cj4gLSAgICAgICB3cml0ZWwoU0lSRlNPQ19TUElfRklGT19SRVNFVCwgc3Nw aS0+YmFzZSArIHNzcGktPnJlZ3MtPnJ4Zmlmb19vcCk7Cj4gLSAgICAgICB3cml0ZWwoU0lSRlNP Q19TUElfRklGT19TVEFSVCwgc3NwaS0+YmFzZSArIHNzcGktPnJlZ3MtPnR4Zmlmb19vcCk7Cj4g LSAgICAgICB3cml0ZWwoU0lSRlNPQ19TUElfRklGT19TVEFSVCwgc3NwaS0+YmFzZSArIHNzcGkt PnJlZ3MtPnJ4Zmlmb19vcCk7Cj4gLSAgICAgICByZXR1cm4gMDsKPiAtfQo+IC0jZW5kaWYKPiAt Cj4gLXN0YXRpYyBTSU1QTEVfREVWX1BNX09QUyhzcGlfc2lyZnNvY19wbV9vcHMsIHNwaV9zaXJm c29jX3N1c3BlbmQsCj4gLSAgICAgICAgICAgICAgICAgICAgICAgIHNwaV9zaXJmc29jX3Jlc3Vt ZSk7Cj4gLQo+IC1zdGF0aWMgc3RydWN0IHBsYXRmb3JtX2RyaXZlciBzcGlfc2lyZnNvY19kcml2 ZXIgPSB7Cj4gLSAgICAgICAuZHJpdmVyID0gewo+IC0gICAgICAgICAgICAgICAubmFtZSA9IERS SVZFUl9OQU1FLAo+IC0gICAgICAgICAgICAgICAucG0gICAgID0gJnNwaV9zaXJmc29jX3BtX29w cywKPiAtICAgICAgICAgICAgICAgLm9mX21hdGNoX3RhYmxlID0gc3BpX3NpcmZzb2Nfb2ZfbWF0 Y2gsCj4gLSAgICAgICB9LAo+IC0gICAgICAgLnByb2JlID0gc3BpX3NpcmZzb2NfcHJvYmUsCj4g LSAgICAgICAucmVtb3ZlID0gc3BpX3NpcmZzb2NfcmVtb3ZlLAo+IC19Owo+IC1tb2R1bGVfcGxh dGZvcm1fZHJpdmVyKHNwaV9zaXJmc29jX2RyaXZlcik7Cj4gLU1PRFVMRV9ERVNDUklQVElPTigi U2lSRiBTb0MgU1BJIG1hc3RlciBkcml2ZXIiKTsKPiAtTU9EVUxFX0FVVEhPUigiWmhpd3UgU29u ZyA8Wmhpd3UuU29uZ0Bjc3IuY29tPiIpOwo+IC1NT0RVTEVfQVVUSE9SKCJCYXJyeSBTb25nIDxC YW9odWEuU29uZ0Bjc3IuY29tPiIpOwo+IC1NT0RVTEVfQVVUSE9SKCJRaXBhbiBMaSA8UWlwYW4u TGlAY3NyLmNvbT4iKTsKPiAtTU9EVUxFX0xJQ0VOU0UoIkdQTCB2MiIpOwo+IC0tCj4gMi4yOS4y Cj4KCl9fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fCmxpbnV4 LWFybS1rZXJuZWwgbWFpbGluZyBsaXN0CmxpbnV4LWFybS1rZXJuZWxAbGlzdHMuaW5mcmFkZWFk Lm9yZwpodHRwOi8vbGlzdHMuaW5mcmFkZWFkLm9yZy9tYWlsbWFuL2xpc3RpbmZvL2xpbnV4LWFy bS1rZXJuZWwK