From mboxrd@z Thu Jan 1 00:00:00 1970 From: Alexander Kjeldaas Subject: Re: PCIe3 atomics requirement for amdkfd Date: Sat, 23 Dec 2017 17:26:25 +0100 Message-ID: References: <3f7e6fed-8668-b469-8813-e6677cb980ca@gmail.com> Mime-Version: 1.0 Content-Type: multipart/mixed; boundary="===============1050152725==" Return-path: In-Reply-To: <3f7e6fed-8668-b469-8813-e6677cb980ca-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org> List-Id: Discussion list for AMD gfx List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: amd-gfx-bounces-PD4FTy7X32lNgt0PjOBp9y5qC8QIuHrW@public.gmane.org Sender: "amd-gfx" To: =?UTF-8?Q?Felix_K=C3=BChling?= Cc: Felix Kuehling , amd-gfx-PD4FTy7X32lNgt0PjOBp9y5qC8QIuHrW@public.gmane.org, tstellar-H+wXaHxf7aLQT0dZR+AlfA@public.gmane.org --===============1050152725== Content-Type: multipart/alternative; boundary="94eb2c14ab060e4b8c0561046599" --94eb2c14ab060e4b8c0561046599 Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable Can the atomic ops work on the modified risers used for mining? On Dec 23, 2017 16:41, "Felix K=C3=BChling" wrot= e: > As I understand it, it would require changes in the ROCr Runtime and in > the firmware (MEC microcode). It also changes the programming model, so > it may affect certain applications or higher level language runtimes > that rely on atomic operations. > > Regards, > Felix > > > Am 19.12.2017 um 16:04 schrieb Tom Stellard: > > Hi, > > > > How hard of a requirement is PCIe3 atomics for dGPUs with the amdkfd > > kernel driver? Is it possible to make modifications to the > runtime/kernel > > driver to drop this requirement? > > > > -Tom > > _______________________________________________ > > amd-gfx mailing list > > amd-gfx-PD4FTy7X32lNgt0PjOBp9y5qC8QIuHrW@public.gmane.org > > https://lists.freedesktop.org/mailman/listinfo/amd-gfx > > > > _______________________________________________ > amd-gfx mailing list > amd-gfx-PD4FTy7X32lNgt0PjOBp9y5qC8QIuHrW@public.gmane.org > https://lists.freedesktop.org/mailman/listinfo/amd-gfx > > --94eb2c14ab060e4b8c0561046599 Content-Type: text/html; charset="UTF-8" Content-Transfer-Encoding: quoted-printable
=C2=A0Can the atomic ops work on the modified risers used= for mining?

On Dec 23, 2017 16:41, "Felix K=C3=BChling" <felix.kuehling-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org> wrote:
As I understand it, it woul= d require changes in the ROCr Runtime and in
the firmware (MEC microcode). It also changes the programming model, so
it may affect certain applications or higher level language runtimes
that rely on atomic operations.

Regards,
=C2=A0 Felix


Am 19.12.2017 um 16:04 schrieb Tom Stellard:
> Hi,
>
> How hard of a requirement is PCIe3 atomics for dGPUs with the amdkfd > kernel driver?=C2=A0 Is it possible to make modifications to the runti= me/kernel
> driver to drop this requirement?
>
> -Tom
> _______________________________________________
> amd-gfx mailing list
> amd-gfx-PD4FTy7X32mqWrfYKbYh0A@public.gmane.org= ktop.org
> https://lists.freedesktop.org/mailma= n/listinfo/amd-gfx



_______________________________________________
amd-gfx mailing list
amd-gfx-PD4FTy7X32lNgt0PjOBp9/rsn8yoX9R0@public.gmane.org= org
https://lists.freedesktop.org/mailman/lis= tinfo/amd-gfx

--94eb2c14ab060e4b8c0561046599-- --===============1050152725== Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: base64 Content-Disposition: inline X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX18KYW1kLWdmeCBt YWlsaW5nIGxpc3QKYW1kLWdmeEBsaXN0cy5mcmVlZGVza3RvcC5vcmcKaHR0cHM6Ly9saXN0cy5m cmVlZGVza3RvcC5vcmcvbWFpbG1hbi9saXN0aW5mby9hbWQtZ2Z4Cg== --===============1050152725==--