From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 804ACFA373D for ; Mon, 31 Oct 2022 00:45:35 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229761AbiJaApa (ORCPT ); Sun, 30 Oct 2022 20:45:30 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:33866 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229574AbiJaApY (ORCPT ); Sun, 30 Oct 2022 20:45:24 -0400 Received: from dfw.source.kernel.org (dfw.source.kernel.org [IPv6:2604:1380:4641:c500::1]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id C49859FCE; Sun, 30 Oct 2022 17:45:23 -0700 (PDT) Received: from smtp.kernel.org (relay.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by dfw.source.kernel.org (Postfix) with ESMTPS id 402AB60F9A; Mon, 31 Oct 2022 00:45:23 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPSA id 955A4C4347C; Mon, 31 Oct 2022 00:45:22 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1667177122; bh=KN17shzX7TA2XJtCh2Rtxlf493zvUSWgArirCntks8A=; h=References:In-Reply-To:From:Date:Subject:To:Cc:From; b=ZyRU3QM7P0vU/115mywdKryKQ7kUfP5kXg7gnX1WIwNiJ2/8yFU++g/fa8rgWbDEl /sNfowLBZugWQlYt6lD26bjLxpHXpSyUor04lUoEiVNN4hCr9l22TOvcWg6QPxYXmb eKk4jfokC/z0jDD9A3yG0rHdeWtpOrlMQmARH9whCFq2YhkFL2xZ872s3lhnfnRgDH bO0yHvc6pMS+Bicjdadj0TqoSZSba79qZY0JDYl/5PylqlengqnxmQ3inZAY+fpcH5 lW96SlFDdwTs6Rm6m89Ljou2LW8oKZK7XwVrNfhNwVmtAAjrjs5t4Ypccl3Uc4FuMa 4O2CbVV3dn5Eg== Received: by mail-oa1-f54.google.com with SMTP id 586e51a60fabf-13be3ef361dso12047626fac.12; Sun, 30 Oct 2022 17:45:22 -0700 (PDT) X-Gm-Message-State: ACrzQf1ld6V+UMTMBlF7sR65MWyKheRsWHeAq09FPxiOC3W4/7f0HFBD aOcJcfWcrKf0BXZUFZuXen7oi5v96xUC7JZpm8w= X-Google-Smtp-Source: AMsMyM6BGAMQhpqbB0CaFaBivbX3KMSVfAJhcuwH1BZKKy1cSrYwq8tcJKdGNpkWG4WVNgcbWPKWUZynGr+Kt4Zl4yc= X-Received: by 2002:a05:6870:5803:b0:12c:c3e0:99dc with SMTP id r3-20020a056870580300b0012cc3e099dcmr14645173oap.19.1667177121616; Sun, 30 Oct 2022 17:45:21 -0700 (PDT) MIME-Version: 1.0 References: <20221028165921.94487-1-prabhakar.mahadev-lad.rj@bp.renesas.com> <20221028165921.94487-5-prabhakar.mahadev-lad.rj@bp.renesas.com> In-Reply-To: From: Guo Ren Date: Mon, 31 Oct 2022 08:45:09 +0800 X-Gmail-Original-Message-ID: Message-ID: Subject: Re: [PATCH v5 4/7] riscv: dts: renesas: Add initial devicetree for Renesas RZ/Five SoC To: Conor Dooley Cc: "Lad, Prabhakar" , Paul Walmsley , Palmer Dabbelt , Albert Ou , Geert Uytterhoeven , Magnus Damm , Rob Herring , Krzysztof Kozlowski , Heiko Stuebner , Conor Dooley , Anup Patel , Atish Patra , Heinrich Schuchardt , devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, linux-renesas-soc@vger.kernel.org, Biju Das , Lad Prabhakar Content-Type: text/plain; charset="UTF-8" Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, Oct 31, 2022 at 2:16 AM Conor Dooley wrote: > > On Sun, Oct 30, 2022 at 08:02:10AM +0800, Guo Ren wrote: > > On Sun, Oct 30, 2022 at 3:11 AM Lad, Prabhakar > > wrote: > > > > > > Hi Guo, > > > > > > Thank you for the review. > > > > > > On Sat, Oct 29, 2022 at 5:25 AM Guo Ren wrote: > > > > > > > > On Sat, Oct 29, 2022 at 12:59 AM Prabhakar wrote: > > > > > > > > > > From: Lad Prabhakar > > > > > > > > > > Add initial device tree for Renesas RZ/Five RISC-V CPU Core (AX45MP > > > > > Single). > > > > > > > > > > RZ/Five SoC is almost identical to RZ/G2UL Type-1 SoC (ARM64) hence we > > > > > will be reusing r9a07g043.dtsi [0] as a base DTSI for both the SoC's. > > > > > r9a07g043f.dtsi includes RZ/Five SoC specific blocks. > > > > > > > > > > Below are the RZ/Five SoC specific blocks added in the initial DTSI which > > > > > can be used to boot via initramfs on RZ/Five SMARC EVK: > > > > > - AX45MP CPU > > > > > - PLIC > > > > > > > > > > [0] arch/arm64/boot/dts/renesas/r9a07g043.dtsi > > > > > > > > > > Signed-off-by: Lad Prabhakar > > > > > --- > > > > > v4 -> v5 > > > > > * Fixed riscv,ndev value (should be 511) > > > > > * Reworked completely (sort of new patch) > > > > > > > > > > v3 -> v4 > > > > > * No change > > > > > > > > > > v2 -> v3 > > > > > * Fixed clock entry for CPU core > > > > > * Fixed timebase frequency to 12MHz > > > > > * Fixed sorting of the nodes > > > > > * Included RB tags > > > > > > > > > > v1 -> v2 > > > > > * Dropped including makefile change > > > > > * Updated ndev count > > > > > --- > > > > > arch/riscv/boot/dts/renesas/r9a07g043f.dtsi | 57 +++++++++++++++++++++ > > > > > 1 file changed, 57 insertions(+) > > > > > create mode 100644 arch/riscv/boot/dts/renesas/r9a07g043f.dtsi > > > > > > > > > > diff --git a/arch/riscv/boot/dts/renesas/r9a07g043f.dtsi b/arch/riscv/boot/dts/renesas/r9a07g043f.dtsi > > > > > new file mode 100644 > > > > > index 000000000000..50134be548f5 > > > > > --- /dev/null > > > > > +++ b/arch/riscv/boot/dts/renesas/r9a07g043f.dtsi > > > > > @@ -0,0 +1,57 @@ > > > > > +// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > > > > > +/* > > > > > + * Device Tree Source for the RZ/Five SoC > > > > > + * > > > > > + * Copyright (C) 2022 Renesas Electronics Corp. > > > > > + */ > > > > > + > > > > > +#include > > > > > + > > > > > +#define SOC_PERIPHERAL_IRQ(nr) (nr + 32) > > > > > + > > > > > +#include > > > > The initial patch shouldn't be broken. Combine them together with the > > > > minimal components and add others late. Don't separate the DTS files. > > > > > > > r9a07g043.dtsi [0] already exists in the kernel. r9a07g043.dtsi is > > > shared with the RZ/G2UL SoC (ARM64) and the RZ/Five SoC. There are two > > > more patches [1] which are required and are currently queued up in the > > > Renesas tree for v6.2 (Ive mentioned the dependencies in the cover > > > letter). > > > > You could just move the below part to the second dtsi patch. Then > > compile won't be broken. > > > > clocks = <&cpg CPG_MOD R9A07G043_NCEPLIC_ACLK>; > > power-domains = <&cpg>; > > resets = <&cpg R9A07G043_NCEPLIC_ARESETN>; > > The makefile for this directory is not added until the next patch right? > The compile shouldn't be broken here since it therefore cannot be > compiled? If you put a DTS without a makefile added, it's an unused code in the repo. I still prefer to add them one by one and ensure every patch could be properly compiled. This patch series unnecessarily broke the compilation of the first patches. > > Slightly confused, > Conor. > > > > > > > > > [0] arch/arm64/boot/dts/renesas/r9a07g043.dtsi > > > [1] https://patchwork.kernel.org/project/linux-renesas-soc/cover/20221025220629.79321-1-prabhakar.mahadev-lad.rj@bp.renesas.com/ > > > > > > > > + > > > > > +/ { > > > > > + cpus { > > > > > + #address-cells = <1>; > > > > > + #size-cells = <0>; > > > > > + timebase-frequency = <12000000>; > > > > > + > > > > > + cpu0: cpu@0 { > > > > > + compatible = "andestech,ax45mp", "riscv"; > > > > > + device_type = "cpu"; > > > > > + reg = <0x0>; > > > > > + status = "okay"; > > > > > + riscv,isa = "rv64imafdc"; > > > > > + mmu-type = "riscv,sv39"; > > > > > + i-cache-size = <0x8000>; > > > > > + i-cache-line-size = <0x40>; > > > > > + d-cache-size = <0x8000>; > > > > > + d-cache-line-size = <0x40>; > > > > > + clocks = <&cpg CPG_CORE R9A07G043_CLK_I>; > > > > > + > > > > > + cpu0_intc: interrupt-controller { > > > > > + #interrupt-cells = <1>; > > > > > + compatible = "riscv,cpu-intc"; > > > > > + interrupt-controller; > > > > > + }; > > > > > + }; > > > > > + }; > > > > > +}; > > > > > + > > > > > +&soc { > > > > > + interrupt-parent = <&plic>; > > > > > + > > > > > + plic: interrupt-controller@12c00000 { > > > > > + compatible = "renesas,r9a07g043-plic", "andestech,nceplic100"; > > > > > + #interrupt-cells = <2>; > > > > > + #address-cells = <0>; > > > > > + riscv,ndev = <511>; > > > > > + interrupt-controller; > > > > > + reg = <0x0 0x12c00000 0 0x400000>; > > > > > + clocks = <&cpg CPG_MOD R9A07G043_NCEPLIC_ACLK>; > > > > > + power-domains = <&cpg>; > > > > > + resets = <&cpg R9A07G043_NCEPLIC_ARESETN>; > > > > Ditto, Where is cpg? in r9a07g043.dtsi? > > > > > > > Yes CPG node is in r9a07g043.dtsi. > > > > > > Cheers, > > > Prabhakar > > > > > > > > -- > > Best Regards > > Guo Ren -- Best Regards Guo Ren From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 58BD5C38A02 for ; Mon, 31 Oct 2022 00:45:49 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:Cc:To:Subject:Message-ID:Date:From: In-Reply-To:References:MIME-Version:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=Nyk7nwwLU3/rPwTVTD1u0F4QO9PbUBeA/valUBHO0eo=; b=WXFRdwOhz+8Sj3 76We8ypm/xkb9cjmtmhICav1PRou0tIRn0YMdAeKdN0AVQKFtgz8BYZrr6+PZ1epFrOExSoqZHkfj H7V5ROxjHVHHSyLt6uy4jeeXOSnoRJ8jzmXxqpOBGdMmWj7WT9/8+wZBolIEiM/vRjhtINq/xeiFm O19u1vFYL63t5t4c8t4Uv1oaQohhfWURsVDcQMVUIHRcPfeee5z/gvPWfCLuSfZ8s5M4yB9aXT5Fy 0PnPiaPkFvQ5Pqs2xQDZ7msN7fdlSVo5tlfw8Yqj6e648kM1YNRQvKCAKoFyaEi7UxNfXqwT9W41+ vWPZgqNLejnXPYHzjuTg==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1opIvi-005Hwz-TR; Mon, 31 Oct 2022 00:45:30 +0000 Received: from dfw.source.kernel.org ([2604:1380:4641:c500::1]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1opIvc-005HpG-KC for linux-riscv@lists.infradead.org; Mon, 31 Oct 2022 00:45:29 +0000 Received: from smtp.kernel.org (relay.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by dfw.source.kernel.org (Postfix) with ESMTPS id D213B60F9F for ; Mon, 31 Oct 2022 00:45:23 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPSA id 9DEA1C43143 for ; Mon, 31 Oct 2022 00:45:22 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1667177122; bh=KN17shzX7TA2XJtCh2Rtxlf493zvUSWgArirCntks8A=; h=References:In-Reply-To:From:Date:Subject:To:Cc:From; b=ZyRU3QM7P0vU/115mywdKryKQ7kUfP5kXg7gnX1WIwNiJ2/8yFU++g/fa8rgWbDEl /sNfowLBZugWQlYt6lD26bjLxpHXpSyUor04lUoEiVNN4hCr9l22TOvcWg6QPxYXmb eKk4jfokC/z0jDD9A3yG0rHdeWtpOrlMQmARH9whCFq2YhkFL2xZ872s3lhnfnRgDH bO0yHvc6pMS+Bicjdadj0TqoSZSba79qZY0JDYl/5PylqlengqnxmQ3inZAY+fpcH5 lW96SlFDdwTs6Rm6m89Ljou2LW8oKZK7XwVrNfhNwVmtAAjrjs5t4Ypccl3Uc4FuMa 4O2CbVV3dn5Eg== Received: by mail-oa1-f41.google.com with SMTP id 586e51a60fabf-13c569e5ff5so11685262fac.6 for ; Sun, 30 Oct 2022 17:45:22 -0700 (PDT) X-Gm-Message-State: ACrzQf2PWO0IsSebV6pdcuc9RD5PfJT3gTbXxtEliVzM+sw65bLCLCSj GKD29KOwNewQ5wqPEj85v5sTQnJbVPLsgBEy9MI= X-Google-Smtp-Source: AMsMyM6BGAMQhpqbB0CaFaBivbX3KMSVfAJhcuwH1BZKKy1cSrYwq8tcJKdGNpkWG4WVNgcbWPKWUZynGr+Kt4Zl4yc= X-Received: by 2002:a05:6870:5803:b0:12c:c3e0:99dc with SMTP id r3-20020a056870580300b0012cc3e099dcmr14645173oap.19.1667177121616; Sun, 30 Oct 2022 17:45:21 -0700 (PDT) MIME-Version: 1.0 References: <20221028165921.94487-1-prabhakar.mahadev-lad.rj@bp.renesas.com> <20221028165921.94487-5-prabhakar.mahadev-lad.rj@bp.renesas.com> In-Reply-To: From: Guo Ren Date: Mon, 31 Oct 2022 08:45:09 +0800 X-Gmail-Original-Message-ID: Message-ID: Subject: Re: [PATCH v5 4/7] riscv: dts: renesas: Add initial devicetree for Renesas RZ/Five SoC To: Conor Dooley Cc: "Lad, Prabhakar" , Paul Walmsley , Palmer Dabbelt , Albert Ou , Geert Uytterhoeven , Magnus Damm , Rob Herring , Krzysztof Kozlowski , Heiko Stuebner , Conor Dooley , Anup Patel , Atish Patra , Heinrich Schuchardt , devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, linux-renesas-soc@vger.kernel.org, Biju Das , Lad Prabhakar X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20221030_174524_761717_78696025 X-CRM114-Status: GOOD ( 39.89 ) X-BeenThere: linux-riscv@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-riscv" Errors-To: linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org On Mon, Oct 31, 2022 at 2:16 AM Conor Dooley wrote: > > On Sun, Oct 30, 2022 at 08:02:10AM +0800, Guo Ren wrote: > > On Sun, Oct 30, 2022 at 3:11 AM Lad, Prabhakar > > wrote: > > > > > > Hi Guo, > > > > > > Thank you for the review. > > > > > > On Sat, Oct 29, 2022 at 5:25 AM Guo Ren wrote: > > > > > > > > On Sat, Oct 29, 2022 at 12:59 AM Prabhakar wrote: > > > > > > > > > > From: Lad Prabhakar > > > > > > > > > > Add initial device tree for Renesas RZ/Five RISC-V CPU Core (AX45MP > > > > > Single). > > > > > > > > > > RZ/Five SoC is almost identical to RZ/G2UL Type-1 SoC (ARM64) hence we > > > > > will be reusing r9a07g043.dtsi [0] as a base DTSI for both the SoC's. > > > > > r9a07g043f.dtsi includes RZ/Five SoC specific blocks. > > > > > > > > > > Below are the RZ/Five SoC specific blocks added in the initial DTSI which > > > > > can be used to boot via initramfs on RZ/Five SMARC EVK: > > > > > - AX45MP CPU > > > > > - PLIC > > > > > > > > > > [0] arch/arm64/boot/dts/renesas/r9a07g043.dtsi > > > > > > > > > > Signed-off-by: Lad Prabhakar > > > > > --- > > > > > v4 -> v5 > > > > > * Fixed riscv,ndev value (should be 511) > > > > > * Reworked completely (sort of new patch) > > > > > > > > > > v3 -> v4 > > > > > * No change > > > > > > > > > > v2 -> v3 > > > > > * Fixed clock entry for CPU core > > > > > * Fixed timebase frequency to 12MHz > > > > > * Fixed sorting of the nodes > > > > > * Included RB tags > > > > > > > > > > v1 -> v2 > > > > > * Dropped including makefile change > > > > > * Updated ndev count > > > > > --- > > > > > arch/riscv/boot/dts/renesas/r9a07g043f.dtsi | 57 +++++++++++++++++++++ > > > > > 1 file changed, 57 insertions(+) > > > > > create mode 100644 arch/riscv/boot/dts/renesas/r9a07g043f.dtsi > > > > > > > > > > diff --git a/arch/riscv/boot/dts/renesas/r9a07g043f.dtsi b/arch/riscv/boot/dts/renesas/r9a07g043f.dtsi > > > > > new file mode 100644 > > > > > index 000000000000..50134be548f5 > > > > > --- /dev/null > > > > > +++ b/arch/riscv/boot/dts/renesas/r9a07g043f.dtsi > > > > > @@ -0,0 +1,57 @@ > > > > > +// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > > > > > +/* > > > > > + * Device Tree Source for the RZ/Five SoC > > > > > + * > > > > > + * Copyright (C) 2022 Renesas Electronics Corp. > > > > > + */ > > > > > + > > > > > +#include > > > > > + > > > > > +#define SOC_PERIPHERAL_IRQ(nr) (nr + 32) > > > > > + > > > > > +#include > > > > The initial patch shouldn't be broken. Combine them together with the > > > > minimal components and add others late. Don't separate the DTS files. > > > > > > > r9a07g043.dtsi [0] already exists in the kernel. r9a07g043.dtsi is > > > shared with the RZ/G2UL SoC (ARM64) and the RZ/Five SoC. There are two > > > more patches [1] which are required and are currently queued up in the > > > Renesas tree for v6.2 (Ive mentioned the dependencies in the cover > > > letter). > > > > You could just move the below part to the second dtsi patch. Then > > compile won't be broken. > > > > clocks = <&cpg CPG_MOD R9A07G043_NCEPLIC_ACLK>; > > power-domains = <&cpg>; > > resets = <&cpg R9A07G043_NCEPLIC_ARESETN>; > > The makefile for this directory is not added until the next patch right? > The compile shouldn't be broken here since it therefore cannot be > compiled? If you put a DTS without a makefile added, it's an unused code in the repo. I still prefer to add them one by one and ensure every patch could be properly compiled. This patch series unnecessarily broke the compilation of the first patches. > > Slightly confused, > Conor. > > > > > > > > > [0] arch/arm64/boot/dts/renesas/r9a07g043.dtsi > > > [1] https://patchwork.kernel.org/project/linux-renesas-soc/cover/20221025220629.79321-1-prabhakar.mahadev-lad.rj@bp.renesas.com/ > > > > > > > > + > > > > > +/ { > > > > > + cpus { > > > > > + #address-cells = <1>; > > > > > + #size-cells = <0>; > > > > > + timebase-frequency = <12000000>; > > > > > + > > > > > + cpu0: cpu@0 { > > > > > + compatible = "andestech,ax45mp", "riscv"; > > > > > + device_type = "cpu"; > > > > > + reg = <0x0>; > > > > > + status = "okay"; > > > > > + riscv,isa = "rv64imafdc"; > > > > > + mmu-type = "riscv,sv39"; > > > > > + i-cache-size = <0x8000>; > > > > > + i-cache-line-size = <0x40>; > > > > > + d-cache-size = <0x8000>; > > > > > + d-cache-line-size = <0x40>; > > > > > + clocks = <&cpg CPG_CORE R9A07G043_CLK_I>; > > > > > + > > > > > + cpu0_intc: interrupt-controller { > > > > > + #interrupt-cells = <1>; > > > > > + compatible = "riscv,cpu-intc"; > > > > > + interrupt-controller; > > > > > + }; > > > > > + }; > > > > > + }; > > > > > +}; > > > > > + > > > > > +&soc { > > > > > + interrupt-parent = <&plic>; > > > > > + > > > > > + plic: interrupt-controller@12c00000 { > > > > > + compatible = "renesas,r9a07g043-plic", "andestech,nceplic100"; > > > > > + #interrupt-cells = <2>; > > > > > + #address-cells = <0>; > > > > > + riscv,ndev = <511>; > > > > > + interrupt-controller; > > > > > + reg = <0x0 0x12c00000 0 0x400000>; > > > > > + clocks = <&cpg CPG_MOD R9A07G043_NCEPLIC_ACLK>; > > > > > + power-domains = <&cpg>; > > > > > + resets = <&cpg R9A07G043_NCEPLIC_ARESETN>; > > > > Ditto, Where is cpg? in r9a07g043.dtsi? > > > > > > > Yes CPG node is in r9a07g043.dtsi. > > > > > > Cheers, > > > Prabhakar > > > > > > > > -- > > Best Regards > > Guo Ren -- Best Regards Guo Ren _______________________________________________ linux-riscv mailing list linux-riscv@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-riscv