From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752251Ab1I1BNl (ORCPT ); Tue, 27 Sep 2011 21:13:41 -0400 Received: from mail-bw0-f46.google.com ([209.85.214.46]:38098 "EHLO mail-bw0-f46.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752142Ab1I1BNj (ORCPT ); Tue, 27 Sep 2011 21:13:39 -0400 MIME-Version: 1.0 In-Reply-To: <4E80BE05.40401@linux.intel.com> References: <1316840820-2014-1-git-send-email-linkinjeon@gmail.com> <4E80BE05.40401@linux.intel.com> Date: Wed, 28 Sep 2011 10:13:38 +0900 Message-ID: Subject: Re: [PATCH v2] mmc : general purpose partition support. From: NamJae Jeon To: J Freyensee , cjb@laptop.org, linux-mmc@vger.kernel.org, Andrei Warkentin , adrian.hunter@intel.com, linux-kernel@vger.kernel.org Content-Type: text/plain; charset=UTF-8 Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Transfer-Encoding: 8bit X-MIME-Autoconverted: from base64 to 8bit by nfs id p8S1Dnq9028138 2011/9/27 J Freyensee : > On 09/23/2011 10:07 PM, Namjae Jeon wrote: >> >> It allows gerneral purpose partitions in MMC Device. >> And I try to simpliy make mmc_blk_alloc_parts using mmc_part structure >> suggested by Andrei Warkentin. >> After patching, we can see general purpose partitions like this. >>> >>> cat /proc/partitions >> >>           179 0 847872 mmcblk0 >>           179 192 4096 mmcblk0gp4 >>           179 160 4096 mmcblk0gp3 >>           179 128 4096 mmcblk0gp2 >>           179 96  1052672 mmcblk0gp1 >>           179 64  1024 mmcblk0boot1 >>           179 32  1024 mmcblk0boot0 > > Looks reasonable to me. Thanks for your review. I want to know how the opinion of others. > > >> >> Signed-off-by: Namjae Jeon >> --- >>  drivers/mmc/card/block.c |   30 ++++++++++++++++-------------- >>  drivers/mmc/core/mmc.c   |   46 >> +++++++++++++++++++++++++++++++++++++++++++++- >>  include/linux/mmc/card.h |   19 ++++++++++++++++++- >>  include/linux/mmc/mmc.h  |    2 -- >>  4 files changed, 79 insertions(+), 18 deletions(-) >> >> diff --git a/drivers/mmc/card/block.c b/drivers/mmc/card/block.c >> index 1ff5486..8ec7cfd 100644 >> --- a/drivers/mmc/card/block.c >> +++ b/drivers/mmc/card/block.c >> @@ -1377,26 +1377,28 @@ static int mmc_blk_alloc_part(struct mmc_card >> *card, >>        return 0; >>  } >> >> +/* MMC Physical partition consist of two boot partitons and >> + * four general purpose partitions. >> + * if the register of respective partitions is set in ext_csd, >> + * it allocate block device to be accessed. >> + */ >> + >>  static int mmc_blk_alloc_parts(struct mmc_card *card, struct mmc_blk_data >> *md) >>  { >> -       int ret = 0; >> +       int i, ret = 0; >> >>        if (!mmc_card_mmc(card)) >>                return 0; >> >> -       if (card->ext_csd.boot_size) { >> -               ret = mmc_blk_alloc_part(card, md, >> EXT_CSD_PART_CONFIG_ACC_BOOT0, >> -                                        card->ext_csd.boot_size>>  9, >> -                                        true, >> -                                        "boot0"); >> -               if (ret) >> -                       return ret; >> -               ret = mmc_blk_alloc_part(card, md, >> EXT_CSD_PART_CONFIG_ACC_BOOT1, >> -                                        card->ext_csd.boot_size>>  9, >> -                                        true, >> -                                        "boot1"); >> -               if (ret) >> -                       return ret; >> +       for (i = 0; i<  MMC_MAX_NUM_PHY_PARTITION; i++) { >> +               if (card->part[i].size) { >> +                       ret = mmc_blk_alloc_part(card, md, >> card->part[i].cookie, >> +                               card->part[i].size>>  9, >> +                               card->part[i].force_ro, >> +                               card->part[i].name); >> +                       if (ret) >> +                               return ret; >> +               } >>        } >> >>        return ret; >> diff --git a/drivers/mmc/core/mmc.c b/drivers/mmc/core/mmc.c >> index 5700b1c..56c4b9e 100644 >> --- a/drivers/mmc/core/mmc.c >> +++ b/drivers/mmc/core/mmc.c >> @@ -340,7 +340,18 @@ static int mmc_read_ext_csd(struct mmc_card *card, u8 >> *ext_csd) >>                 * There are two boot regions of equal size, defined in >>                 * multiples of 128K. >>                 */ >> -               card->ext_csd.boot_size = ext_csd[EXT_CSD_BOOT_MULT]<< >>  17; >> +               int i, boot_part_config; >> +               if (ext_csd[EXT_CSD_BOOT_MULT]) { >> +                       for (i = 0, boot_part_config = 0x1; >> +                               i<  MMC_NUM_BOOT_PARTITION; >> +                               i++, boot_part_config++) { >> +                               card->part[i].size = >> +                                       ext_csd[EXT_CSD_BOOT_MULT]<<  17; >> +                               card->part[i].cookie = boot_part_config; >> +                               sprintf(card->part[i].name, "boot%d", i); >> +                               card->part[i].force_ro = true; >> +                       } >> +               } >>        } >> >>        card->ext_csd.raw_hc_erase_gap_size = >> @@ -392,6 +403,39 @@ static int mmc_read_ext_csd(struct mmc_card *card, u8 >> *ext_csd) >>                        card->ext_csd.enhanced_area_offset = -EINVAL; >>                        card->ext_csd.enhanced_area_size = -EINVAL; >>                } >> + >> +               if (ext_csd[EXT_CSD_PARTITION_SUPPORT]&  0x1) { >> +                       u8 hc_erase_grp_sz = >> +                               ext_csd[EXT_CSD_HC_ERASE_GRP_SIZE]; >> +                       u8 hc_wp_grp_sz = >> +                               ext_csd[EXT_CSD_HC_WP_GRP_SIZE]; >> + >> +                       card->ext_csd.enhanced_area_en = 1; >> + >> +                       int i, gp_num, gp_part_config, gp_size_mult; >> +                       for (i = 2, gp_num = 1, gp_part_config = 0x4, >> +                               gp_size_mult = 143; >> +                               i<  MMC_MAX_NUM_PHY_PARTITION; >> +                               i++, gp_num++, gp_part_config++, >> +                               gp_size_mult += 3) { >> +                                       if (!ext_csd[gp_size_mult]&& >> +                                               !ext_csd[gp_size_mult + >> 1]&& >> +                                               !ext_csd[gp_size_mult + >> 2]) >> +                                               continue; >> +                               card->part[i].size = >> +                                       (ext_csd[gp_size_mult + 2]<<  16) >> + >> +                                       (ext_csd[gp_size_mult + 1]<<  8) + >> +                                       ext_csd[gp_size_mult]; >> +                               card->part[i].size *= >> +                                       (size_t)(hc_erase_grp_sz * >> +                                       hc_wp_grp_sz); >> +                               card->part[i].size<<= 19; >> +                               card->part[i].cookie = gp_part_config; >> +                               sprintf(card->part[i].name, >> +                                       "gp%d", gp_num); >> +                               card->part[i].force_ro = false; >> +                       } >> +               } >>                card->ext_csd.sec_trim_mult = >>                        ext_csd[EXT_CSD_SEC_TRIM_MULT]; >>                card->ext_csd.sec_erase_mult = >> diff --git a/include/linux/mmc/card.h b/include/linux/mmc/card.h >> index b460fc2..842f702 100644 >> --- a/include/linux/mmc/card.h >> +++ b/include/linux/mmc/card.h >> @@ -12,6 +12,7 @@ >> >>  #include >>  #include >> +#include >> >>  struct mmc_cid { >>        unsigned int            manfid; >> @@ -63,7 +64,6 @@ struct mmc_ext_csd { >>        bool                    enhanced_area_en;       /* enable bit */ >>        unsigned long long      enhanced_area_offset;   /* Units: Byte */ >>        unsigned int            enhanced_area_size;     /* Units: KB */ >> -       unsigned int            boot_size;              /* in bytes */ >>        u8                      raw_partition_support;  /* 160 */ >>        u8                      raw_erased_mem_count;   /* 181 */ >>        u8                      raw_ext_csd_structure;  /* 194 */ >> @@ -157,6 +157,22 @@ struct sdio_func_tuple; >> >>  #define SDIO_MAX_FUNCS                7 >> >> +/* The number of MMC physical partitions >> + * It consist of boot partitions(2), general purpose partitions(4) in MMC >> v4.4 >> + */ >> +#define MMC_NUM_BOOT_PARTITION 2 >> +#define MMC_MAX_NUM_PHY_PARTITION      6 >> + >> +/* >> + * MMC Physical partitions >> + */ >> +struct mmc_part { >> +       unsigned int    size;   /* partition size (in bytes) */ >> +       unsigned int    cookie; /* it used to part_type */ >> +       char    name[DISK_NAME_LEN]; >> +       bool    force_ro;       /* to make boot parts RO by default */ >> +}; >> + >>  /* >>   * MMC device >>   */ >> @@ -216,6 +232,7 @@ struct mmc_card { >>        unsigned int            sd_bus_speed;   /* Bus Speed Mode set for >> the card */ >> >>        struct dentry           *debugfs_root; >> +       struct  mmc_part part[MMC_MAX_NUM_PHY_PARTITION];       /* mmc >> physical partitions */ >>  }; >> >>  /* >> diff --git a/include/linux/mmc/mmc.h b/include/linux/mmc/mmc.h >> index 5a794cb..33eae3d 100644 >> --- a/include/linux/mmc/mmc.h >> +++ b/include/linux/mmc/mmc.h >> @@ -301,8 +301,6 @@ struct _mmc_csd { >>  #define EXT_CSD_WR_REL_PARAM_EN               (1<<2) >> >>  #define EXT_CSD_PART_CONFIG_ACC_MASK  (0x7) >> -#define EXT_CSD_PART_CONFIG_ACC_BOOT0  (0x1) >> -#define EXT_CSD_PART_CONFIG_ACC_BOOT1  (0x2) >> >>  #define EXT_CSD_CMD_SET_NORMAL                (1<<0) >>  #define EXT_CSD_CMD_SET_SECURE                (1<<1) > > > -- > J (James/Jay) Freyensee > Storage Technology Group > Intel Corporation > {.n++%ݶw{.n+{G{ayʇڙ,jfhz_(階ݢj"mG?&~iOzv^m ?I From mboxrd@z Thu Jan 1 00:00:00 1970 From: NamJae Jeon Subject: Re: [PATCH v2] mmc : general purpose partition support. Date: Wed, 28 Sep 2011 10:13:38 +0900 Message-ID: References: <1316840820-2014-1-git-send-email-linkinjeon@gmail.com> <4E80BE05.40401@linux.intel.com> Mime-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: base64 Return-path: Received: from mail-bw0-f46.google.com ([209.85.214.46]:38098 "EHLO mail-bw0-f46.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752142Ab1I1BNj (ORCPT ); Tue, 27 Sep 2011 21:13:39 -0400 In-Reply-To: <4E80BE05.40401@linux.intel.com> Sender: linux-mmc-owner@vger.kernel.org List-Id: linux-mmc@vger.kernel.org To: J Freyensee , cjb@laptop.org, linux-mmc@vger.kernel.org, Andrei Warkentin , adrian.hunter@intel.com, linux-kernel@vger.kernel.org MjAxMS85LzI3IEogRnJleWVuc2VlIDxqYW1lc19wX2ZyZXllbnNlZUBsaW51eC5pbnRlbC5jb20+ Ogo+IE9uIDA5LzIzLzIwMTEgMTA6MDcgUE0sIE5hbWphZSBKZW9uIHdyb3RlOgo+Pgo+PiBJdCBh bGxvd3MgZ2VybmVyYWwgcHVycG9zZSBwYXJ0aXRpb25zIGluIE1NQyBEZXZpY2UuCj4+IEFuZCBJ IHRyeSB0byBzaW1wbGl5IG1ha2UgbW1jX2Jsa19hbGxvY19wYXJ0cyB1c2luZyBtbWNfcGFydCBz dHJ1Y3R1cmUKPj4gc3VnZ2VzdGVkIGJ5IEFuZHJlaSBXYXJrZW50aW4uCj4+IEFmdGVyIHBhdGNo aW5nLCB3ZSBjYW4gc2VlIGdlbmVyYWwgcHVycG9zZSBwYXJ0aXRpb25zIGxpa2UgdGhpcy4KPj4+ Cj4+PiBjYXQgL3Byb2MvcGFydGl0aW9ucwo+Pgo+PiDCoCDCoCDCoCDCoCDCoCAxNzkgMCA4NDc4 NzIgbW1jYmxrMAo+PiDCoCDCoCDCoCDCoCDCoCAxNzkgMTkyIDQwOTYgbW1jYmxrMGdwNAo+PiDC oCDCoCDCoCDCoCDCoCAxNzkgMTYwIDQwOTYgbW1jYmxrMGdwMwo+PiDCoCDCoCDCoCDCoCDCoCAx NzkgMTI4IDQwOTYgbW1jYmxrMGdwMgo+PiDCoCDCoCDCoCDCoCDCoCAxNzkgOTYgwqAxMDUyNjcy IG1tY2JsazBncDEKPj4gwqAgwqAgwqAgwqAgwqAgMTc5IDY0IMKgMTAyNCBtbWNibGswYm9vdDEK Pj4gwqAgwqAgwqAgwqAgwqAgMTc5IDMyIMKgMTAyNCBtbWNibGswYm9vdDAKPgo+IExvb2tzIHJl YXNvbmFibGUgdG8gbWUuClRoYW5rcyBmb3IgeW91ciByZXZpZXcuCkkgd2FudCB0byBrbm93IGhv dyB0aGUgb3BpbmlvbiBvZiBvdGhlcnMuCgo+Cj4KPj4KPj4gU2lnbmVkLW9mZi1ieTogTmFtamFl IEplb248bGlua2luamVvbkBnbWFpbC5jb20+Cj4+IC0tLQo+PiDCoGRyaXZlcnMvbW1jL2NhcmQv YmxvY2suYyB8IMKgIDMwICsrKysrKysrKysrKysrKystLS0tLS0tLS0tLS0tLQo+PiDCoGRyaXZl cnMvbW1jL2NvcmUvbW1jLmMgwqAgfCDCoCA0Ngo+PiArKysrKysrKysrKysrKysrKysrKysrKysr KysrKysrKysrKysrKysrKysrKystCj4+IMKgaW5jbHVkZS9saW51eC9tbWMvY2FyZC5oIHwgwqAg MTkgKysrKysrKysrKysrKysrKysrLQo+PiDCoGluY2x1ZGUvbGludXgvbW1jL21tYy5oIMKgfCDC oCDCoDIgLS0KPj4gwqA0IGZpbGVzIGNoYW5nZWQsIDc5IGluc2VydGlvbnMoKyksIDE4IGRlbGV0 aW9ucygtKQo+Pgo+PiBkaWZmIC0tZ2l0IGEvZHJpdmVycy9tbWMvY2FyZC9ibG9jay5jIGIvZHJp dmVycy9tbWMvY2FyZC9ibG9jay5jCj4+IGluZGV4IDFmZjU0ODYuLjhlYzdjZmQgMTAwNjQ0Cj4+ IC0tLSBhL2RyaXZlcnMvbW1jL2NhcmQvYmxvY2suYwo+PiArKysgYi9kcml2ZXJzL21tYy9jYXJk L2Jsb2NrLmMKPj4gQEAgLTEzNzcsMjYgKzEzNzcsMjggQEAgc3RhdGljIGludCBtbWNfYmxrX2Fs bG9jX3BhcnQoc3RydWN0IG1tY19jYXJkCj4+ICpjYXJkLAo+PiDCoCDCoCDCoCDCoHJldHVybiAw Owo+PiDCoH0KPj4KPj4gKy8qIE1NQyBQaHlzaWNhbCBwYXJ0aXRpb24gY29uc2lzdCBvZiB0d28g Ym9vdCBwYXJ0aXRvbnMgYW5kCj4+ICsgKiBmb3VyIGdlbmVyYWwgcHVycG9zZSBwYXJ0aXRpb25z Lgo+PiArICogaWYgdGhlIHJlZ2lzdGVyIG9mIHJlc3BlY3RpdmUgcGFydGl0aW9ucyBpcyBzZXQg aW4gZXh0X2NzZCwKPj4gKyAqIGl0IGFsbG9jYXRlIGJsb2NrIGRldmljZSB0byBiZSBhY2Nlc3Nl ZC4KPj4gKyAqLwo+PiArCj4+IMKgc3RhdGljIGludCBtbWNfYmxrX2FsbG9jX3BhcnRzKHN0cnVj dCBtbWNfY2FyZCAqY2FyZCwgc3RydWN0IG1tY19ibGtfZGF0YQo+PiAqbWQpCj4+IMKgewo+PiAt IMKgIMKgIMKgIGludCByZXQgPSAwOwo+PiArIMKgIMKgIMKgIGludCBpLCByZXQgPSAwOwo+Pgo+ PiDCoCDCoCDCoCDCoGlmICghbW1jX2NhcmRfbW1jKGNhcmQpKQo+PiDCoCDCoCDCoCDCoCDCoCDC oCDCoCDCoHJldHVybiAwOwo+Pgo+PiAtIMKgIMKgIMKgIGlmIChjYXJkLT5leHRfY3NkLmJvb3Rf c2l6ZSkgewo+PiAtIMKgIMKgIMKgIMKgIMKgIMKgIMKgIHJldCA9IG1tY19ibGtfYWxsb2NfcGFy dChjYXJkLCBtZCwKPj4gRVhUX0NTRF9QQVJUX0NPTkZJR19BQ0NfQk9PVDAsCj4+IC0gwqAgwqAg wqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqBjYXJk LT5leHRfY3NkLmJvb3Rfc2l6ZT4+IMKgOSwKPj4gLSDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDC oCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoHRydWUsCj4+IC0gwqAgwqAgwqAgwqAg wqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAiYm9vdDAiKTsK Pj4gLSDCoCDCoCDCoCDCoCDCoCDCoCDCoCBpZiAocmV0KQo+PiAtIMKgIMKgIMKgIMKgIMKgIMKg IMKgIMKgIMKgIMKgIMKgIHJldHVybiByZXQ7Cj4+IC0gwqAgwqAgwqAgwqAgwqAgwqAgwqAgcmV0 ID0gbW1jX2Jsa19hbGxvY19wYXJ0KGNhcmQsIG1kLAo+PiBFWFRfQ1NEX1BBUlRfQ09ORklHX0FD Q19CT09UMSwKPj4gLSDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDC oCDCoCDCoCDCoCDCoCDCoGNhcmQtPmV4dF9jc2QuYm9vdF9zaXplPj4gwqA5LAo+PiAtIMKgIMKg IMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgdHJ1 ZSwKPj4gLSDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDC oCDCoCDCoCDCoCJib290MSIpOwo+PiAtIMKgIMKgIMKgIMKgIMKgIMKgIMKgIGlmIChyZXQpCj4+ IC0gwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgcmV0dXJuIHJldDsKPj4gKyDCoCDC oCDCoCBmb3IgKGkgPSAwOyBpPCDCoE1NQ19NQVhfTlVNX1BIWV9QQVJUSVRJT047IGkrKykgewo+ PiArIMKgIMKgIMKgIMKgIMKgIMKgIMKgIGlmIChjYXJkLT5wYXJ0W2ldLnNpemUpIHsKPj4gKyDC oCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCByZXQgPSBtbWNfYmxrX2FsbG9jX3BhcnQo Y2FyZCwgbWQsCj4+IGNhcmQtPnBhcnRbaV0uY29va2llLAo+PiArIMKgIMKgIMKgIMKgIMKgIMKg IMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIGNhcmQtPnBhcnRbaV0uc2l6ZT4+IMKgOSwKPj4g KyDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCBjYXJkLT5wYXJ0 W2ldLmZvcmNlX3JvLAo+PiArIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKg IMKgIMKgIGNhcmQtPnBhcnRbaV0ubmFtZSk7Cj4+ICsgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAg wqAgwqAgwqAgaWYgKHJldCkKPj4gKyDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDC oCDCoCDCoCDCoCByZXR1cm4gcmV0Owo+PiArIMKgIMKgIMKgIMKgIMKgIMKgIMKgIH0KPj4gwqAg wqAgwqAgwqB9Cj4+Cj4+IMKgIMKgIMKgIMKgcmV0dXJuIHJldDsKPj4gZGlmZiAtLWdpdCBhL2Ry aXZlcnMvbW1jL2NvcmUvbW1jLmMgYi9kcml2ZXJzL21tYy9jb3JlL21tYy5jCj4+IGluZGV4IDU3 MDBiMWMuLjU2YzRiOWUgMTAwNjQ0Cj4+IC0tLSBhL2RyaXZlcnMvbW1jL2NvcmUvbW1jLmMKPj4g KysrIGIvZHJpdmVycy9tbWMvY29yZS9tbWMuYwo+PiBAQCAtMzQwLDcgKzM0MCwxOCBAQCBzdGF0 aWMgaW50IG1tY19yZWFkX2V4dF9jc2Qoc3RydWN0IG1tY19jYXJkICpjYXJkLCB1OAo+PiAqZXh0 X2NzZCkKPj4gwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgKiBUaGVyZSBhcmUgdHdvIGJvb3QgcmVn aW9ucyBvZiBlcXVhbCBzaXplLCBkZWZpbmVkIGluCj4+IMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKg ICogbXVsdGlwbGVzIG9mIDEyOEsuCj4+IMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgICovCj4+IC0g wqAgwqAgwqAgwqAgwqAgwqAgwqAgY2FyZC0+ZXh0X2NzZC5ib290X3NpemUgPSBleHRfY3NkW0VY VF9DU0RfQk9PVF9NVUxUXTw8Cj4+IMKgMTc7Cj4+ICsgwqAgwqAgwqAgwqAgwqAgwqAgwqAgaW50 IGksIGJvb3RfcGFydF9jb25maWc7Cj4+ICsgwqAgwqAgwqAgwqAgwqAgwqAgwqAgaWYgKGV4dF9j c2RbRVhUX0NTRF9CT09UX01VTFRdKSB7Cj4+ICsgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAg wqAgwqAgZm9yIChpID0gMCwgYm9vdF9wYXJ0X2NvbmZpZyA9IDB4MTsKPj4gKyDCoCDCoCDCoCDC oCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCBpPCDCoE1NQ19OVU1fQk9PVF9QQVJU SVRJT047Cj4+ICsgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAg aSsrLCBib290X3BhcnRfY29uZmlnKyspIHsKPj4gKyDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDC oCDCoCDCoCDCoCDCoCDCoCDCoCBjYXJkLT5wYXJ0W2ldLnNpemUgPQo+PiArIMKgIMKgIMKgIMKg IMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIGV4dF9jc2RbRVhU X0NTRF9CT09UX01VTFRdPDwgwqAxNzsKPj4gKyDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDC oCDCoCDCoCDCoCDCoCDCoCBjYXJkLT5wYXJ0W2ldLmNvb2tpZSA9IGJvb3RfcGFydF9jb25maWc7 Cj4+ICsgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgc3ByaW50 ZihjYXJkLT5wYXJ0W2ldLm5hbWUsICJib290JWQiLCBpKTsKPj4gKyDCoCDCoCDCoCDCoCDCoCDC oCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCBjYXJkLT5wYXJ0W2ldLmZvcmNlX3JvID0gdHJ1 ZTsKPj4gKyDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCB9Cj4+ICsgwqAgwqAgwqAg wqAgwqAgwqAgwqAgfQo+PiDCoCDCoCDCoCDCoH0KPj4KPj4gwqAgwqAgwqAgwqBjYXJkLT5leHRf Y3NkLnJhd19oY19lcmFzZV9nYXBfc2l6ZSA9Cj4+IEBAIC0zOTIsNiArNDAzLDM5IEBAIHN0YXRp YyBpbnQgbW1jX3JlYWRfZXh0X2NzZChzdHJ1Y3QgbW1jX2NhcmQgKmNhcmQsIHU4Cj4+ICpleHRf Y3NkKQo+PiDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoGNhcmQtPmV4dF9jc2Qu ZW5oYW5jZWRfYXJlYV9vZmZzZXQgPSAtRUlOVkFMOwo+PiDCoCDCoCDCoCDCoCDCoCDCoCDCoCDC oCDCoCDCoCDCoCDCoGNhcmQtPmV4dF9jc2QuZW5oYW5jZWRfYXJlYV9zaXplID0gLUVJTlZBTDsK Pj4gwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqB9Cj4+ICsKPj4gKyDCoCDCoCDCoCDCoCDCoCDCoCDC oCBpZiAoZXh0X2NzZFtFWFRfQ1NEX1BBUlRJVElPTl9TVVBQT1JUXSYgwqAweDEpIHsKPj4gKyDC oCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCB1OCBoY19lcmFzZV9ncnBfc3ogPQo+PiAr IMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIGV4dF9jc2RbRVhU X0NTRF9IQ19FUkFTRV9HUlBfU0laRV07Cj4+ICsgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAg wqAgwqAgdTggaGNfd3BfZ3JwX3N6ID0KPj4gKyDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDC oCDCoCDCoCDCoCDCoCDCoCBleHRfY3NkW0VYVF9DU0RfSENfV1BfR1JQX1NJWkVdOwo+PiArCj4+ ICsgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgY2FyZC0+ZXh0X2NzZC5lbmhhbmNl ZF9hcmVhX2VuID0gMTsKPj4gKwo+PiArIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKg IGludCBpLCBncF9udW0sIGdwX3BhcnRfY29uZmlnLCBncF9zaXplX211bHQ7Cj4+ICsgwqAgwqAg wqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgZm9yIChpID0gMiwgZ3BfbnVtID0gMSwgZ3BfcGFy dF9jb25maWcgPSAweDQsCj4+ICsgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAg wqAgwqAgwqAgZ3Bfc2l6ZV9tdWx0ID0gMTQzOwo+PiArIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKg IMKgIMKgIMKgIMKgIMKgIMKgIMKgIGk8IMKgTU1DX01BWF9OVU1fUEhZX1BBUlRJVElPTjsKPj4g KyDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCBpKyssIGdwX251 bSsrLCBncF9wYXJ0X2NvbmZpZysrLAo+PiArIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKg IMKgIMKgIMKgIMKgIMKgIGdwX3NpemVfbXVsdCArPSAzKSB7Cj4+ICsgwqAgwqAgwqAgwqAgwqAg wqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgaWYgKCFleHRfY3NkW2dw X3NpemVfbXVsdF0mJgo+PiArIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKg IMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgICFleHRfY3NkW2dwX3NpemVfbXVsdCArCj4+ IDFdJiYKPj4gKyDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDC oCDCoCDCoCDCoCDCoCDCoCDCoCDCoCAhZXh0X2NzZFtncF9zaXplX211bHQgKwo+PiAyXSkKPj4g KyDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDC oCDCoCDCoCDCoCDCoCBjb250aW51ZTsKPj4gKyDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDC oCDCoCDCoCDCoCDCoCDCoCBjYXJkLT5wYXJ0W2ldLnNpemUgPQo+PiArIMKgIMKgIMKgIMKgIMKg IMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIChleHRfY3NkW2dwX3Np emVfbXVsdCArIDJdPDwgwqAxNikKPj4gKwo+PiArIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKg IMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIChleHRfY3NkW2dwX3NpemVfbXVsdCArIDFd PDwgwqA4KSArCj4+ICsgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAg wqAgwqAgwqAgwqAgwqAgZXh0X2NzZFtncF9zaXplX211bHRdOwo+PiArIMKgIMKgIMKgIMKgIMKg IMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIGNhcmQtPnBhcnRbaV0uc2l6ZSAqPQo+PiAr IMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKg IChzaXplX3QpKGhjX2VyYXNlX2dycF9zeiAqCj4+ICsgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAg wqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgaGNfd3BfZ3JwX3N6KTsKPj4gKyDCoCDC oCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCBjYXJkLT5wYXJ0W2ldLnNp emU8PD0gMTk7Cj4+ICsgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAg wqAgY2FyZC0+cGFydFtpXS5jb29raWUgPSBncF9wYXJ0X2NvbmZpZzsKPj4gKyDCoCDCoCDCoCDC oCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCBzcHJpbnRmKGNhcmQtPnBhcnRbaV0u bmFtZSwKPj4gKyDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDCoCDC oCDCoCDCoCDCoCAiZ3AlZCIsIGdwX251bSk7Cj4+ICsgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAg wqAgwqAgwqAgwqAgwqAgwqAgwqAgY2FyZC0+cGFydFtpXS5mb3JjZV9ybyA9IGZhbHNlOwo+PiAr IMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIH0KPj4gKyDCoCDCoCDCoCDCoCDCoCDC oCDCoCB9Cj4+IMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgY2FyZC0+ZXh0X2NzZC5zZWNfdHJpbV9t dWx0ID0KPj4gwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqBleHRfY3NkW0VYVF9D U0RfU0VDX1RSSU1fTVVMVF07Cj4+IMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgY2FyZC0+ZXh0X2Nz ZC5zZWNfZXJhc2VfbXVsdCA9Cj4+IGRpZmYgLS1naXQgYS9pbmNsdWRlL2xpbnV4L21tYy9jYXJk LmggYi9pbmNsdWRlL2xpbnV4L21tYy9jYXJkLmgKPj4gaW5kZXggYjQ2MGZjMi4uODQyZjcwMiAx MDA2NDQKPj4gLS0tIGEvaW5jbHVkZS9saW51eC9tbWMvY2FyZC5oCj4+ICsrKyBiL2luY2x1ZGUv bGludXgvbW1jL2NhcmQuaAo+PiBAQCAtMTIsNiArMTIsNyBAQAo+Pgo+PiDCoCNpbmNsdWRlPGxp bnV4L21tYy9jb3JlLmg+Cj4+IMKgI2luY2x1ZGU8bGludXgvbW9kX2RldmljZXRhYmxlLmg+Cj4+ ICsjaW5jbHVkZTxsaW51eC9nZW5oZC5oPgo+Pgo+PiDCoHN0cnVjdCBtbWNfY2lkIHsKPj4gwqAg wqAgwqAgwqB1bnNpZ25lZCBpbnQgwqAgwqAgwqAgwqAgwqAgwqBtYW5maWQ7Cj4+IEBAIC02Myw3 ICs2NCw2IEBAIHN0cnVjdCBtbWNfZXh0X2NzZCB7Cj4+IMKgIMKgIMKgIMKgYm9vbCDCoCDCoCDC oCDCoCDCoCDCoCDCoCDCoCDCoCDCoGVuaGFuY2VkX2FyZWFfZW47IMKgIMKgIMKgIC8qIGVuYWJs ZSBiaXQgKi8KPj4gwqAgwqAgwqAgwqB1bnNpZ25lZCBsb25nIGxvbmcgwqAgwqAgwqBlbmhhbmNl ZF9hcmVhX29mZnNldDsgwqAgLyogVW5pdHM6IEJ5dGUgKi8KPj4gwqAgwqAgwqAgwqB1bnNpZ25l ZCBpbnQgwqAgwqAgwqAgwqAgwqAgwqBlbmhhbmNlZF9hcmVhX3NpemU7IMKgIMKgIC8qIFVuaXRz OiBLQiAqLwo+PiAtIMKgIMKgIMKgIHVuc2lnbmVkIGludCDCoCDCoCDCoCDCoCDCoCDCoGJvb3Rf c2l6ZTsgwqAgwqAgwqAgwqAgwqAgwqAgwqAvKiBpbiBieXRlcyAqLwo+PiDCoCDCoCDCoCDCoHU4 IMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgcmF3X3BhcnRpdGlvbl9zdXBwb3J0OyDC oC8qIDE2MCAqLwo+PiDCoCDCoCDCoCDCoHU4IMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKg IMKgcmF3X2VyYXNlZF9tZW1fY291bnQ7IMKgIC8qIDE4MSAqLwo+PiDCoCDCoCDCoCDCoHU4IMKg IMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgIMKgcmF3X2V4dF9jc2Rfc3RydWN0dXJlOyDCoC8q IDE5NCAqLwo+PiBAQCAtMTU3LDYgKzE1NywyMiBAQCBzdHJ1Y3Qgc2Rpb19mdW5jX3R1cGxlOwo+ Pgo+PiDCoCNkZWZpbmUgU0RJT19NQVhfRlVOQ1MgwqAgwqAgwqAgwqAgwqAgwqAgwqAgwqA3Cj4+ Cj4+ICsvKiBUaGUgbnVtYmVyIG9mIE1NQyBwaHlzaWNhbCBwYXJ0aXRpb25zCj4+ICsgKiBJdCBj b25zaXN0IG9mIGJvb3QgcGFydGl0aW9ucygyKSwgZ2VuZXJhbCBwdXJwb3NlIHBhcnRpdGlvbnMo NCkgaW4gTU1DCj4+IHY0LjQKPj4gKyAqLwo+PiArI2RlZmluZSBNTUNfTlVNX0JPT1RfUEFSVElU SU9OIDIKPj4gKyNkZWZpbmUgTU1DX01BWF9OVU1fUEhZX1BBUlRJVElPTiDCoCDCoCDCoDYKPj4g Kwo+PiArLyoKPj4gKyAqIE1NQyBQaHlzaWNhbCBwYXJ0aXRpb25zCj4+ICsgKi8KPj4gK3N0cnVj dCBtbWNfcGFydCB7Cj4+ICsgwqAgwqAgwqAgdW5zaWduZWQgaW50IMKgIMKgc2l6ZTsgwqAgLyog cGFydGl0aW9uIHNpemUgKGluIGJ5dGVzKSAqLwo+PiArIMKgIMKgIMKgIHVuc2lnbmVkIGludCDC oCDCoGNvb2tpZTsgLyogaXQgdXNlZCB0byBwYXJ0X3R5cGUgKi8KPj4gKyDCoCDCoCDCoCBjaGFy IMKgIMKgbmFtZVtESVNLX05BTUVfTEVOXTsKPj4gKyDCoCDCoCDCoCBib29sIMKgIMKgZm9yY2Vf cm87IMKgIMKgIMKgIC8qIHRvIG1ha2UgYm9vdCBwYXJ0cyBSTyBieSBkZWZhdWx0ICovCj4+ICt9 Owo+PiArCj4+IMKgLyoKPj4gwqAgKiBNTUMgZGV2aWNlCj4+IMKgICovCj4+IEBAIC0yMTYsNiAr MjMyLDcgQEAgc3RydWN0IG1tY19jYXJkIHsKPj4gwqAgwqAgwqAgwqB1bnNpZ25lZCBpbnQgwqAg wqAgwqAgwqAgwqAgwqBzZF9idXNfc3BlZWQ7IMKgIC8qIEJ1cyBTcGVlZCBNb2RlIHNldCBmb3IK Pj4gdGhlIGNhcmQgKi8KPj4KPj4gwqAgwqAgwqAgwqBzdHJ1Y3QgZGVudHJ5IMKgIMKgIMKgIMKg IMKgICpkZWJ1Z2ZzX3Jvb3Q7Cj4+ICsgwqAgwqAgwqAgc3RydWN0IMKgbW1jX3BhcnQgcGFydFtN TUNfTUFYX05VTV9QSFlfUEFSVElUSU9OXTsgwqAgwqAgwqAgLyogbW1jCj4+IHBoeXNpY2FsIHBh cnRpdGlvbnMgKi8KPj4gwqB9Owo+Pgo+PiDCoC8qCj4+IGRpZmYgLS1naXQgYS9pbmNsdWRlL2xp bnV4L21tYy9tbWMuaCBiL2luY2x1ZGUvbGludXgvbW1jL21tYy5oCj4+IGluZGV4IDVhNzk0Y2Iu LjMzZWFlM2QgMTAwNjQ0Cj4+IC0tLSBhL2luY2x1ZGUvbGludXgvbW1jL21tYy5oCj4+ICsrKyBi L2luY2x1ZGUvbGludXgvbW1jL21tYy5oCj4+IEBAIC0zMDEsOCArMzAxLDYgQEAgc3RydWN0IF9t bWNfY3NkIHsKPj4gwqAjZGVmaW5lIEVYVF9DU0RfV1JfUkVMX1BBUkFNX0VOIMKgIMKgIMKgIMKg IMKgIMKgIMKgICgxPDwyKQo+Pgo+PiDCoCNkZWZpbmUgRVhUX0NTRF9QQVJUX0NPTkZJR19BQ0Nf TUFTSyDCoCgweDcpCj4+IC0jZGVmaW5lIEVYVF9DU0RfUEFSVF9DT05GSUdfQUNDX0JPT1QwIMKg KDB4MSkKPj4gLSNkZWZpbmUgRVhUX0NTRF9QQVJUX0NPTkZJR19BQ0NfQk9PVDEgwqAoMHgyKQo+ Pgo+PiDCoCNkZWZpbmUgRVhUX0NTRF9DTURfU0VUX05PUk1BTCDCoCDCoCDCoCDCoCDCoCDCoCDC oCDCoCgxPDwwKQo+PiDCoCNkZWZpbmUgRVhUX0NTRF9DTURfU0VUX1NFQ1VSRSDCoCDCoCDCoCDC oCDCoCDCoCDCoCDCoCgxPDwxKQo+Cj4KPiAtLQo+IEogKEphbWVzL0pheSkgRnJleWVuc2VlCj4g U3RvcmFnZSBUZWNobm9sb2d5IEdyb3VwCj4gSW50ZWwgQ29ycG9yYXRpb24KPgo=