From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 4CA3CC433FE for ; Tue, 10 May 2022 09:52:57 +0000 (UTC) Received: from localhost ([::1]:56858 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1noMY4-0005m4-9w for qemu-devel@archiver.kernel.org; Tue, 10 May 2022 05:52:56 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:54926) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1noMIi-000104-0R; Tue, 10 May 2022 05:37:07 -0400 Received: from mail-io1-xd2e.google.com ([2607:f8b0:4864:20::d2e]:38481) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1noMIf-0002ZT-5N; Tue, 10 May 2022 05:37:03 -0400 Received: by mail-io1-xd2e.google.com with SMTP id z18so17941979iob.5; Tue, 10 May 2022 02:37:00 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=r4p+oo5rp1dy/dLbQp/bNJtRP/i0c5yUMrhzq3rxPMk=; b=YnLFKSHPHiRtyHAwzglALFDkSfSoaUtxFOGlvSQErFlMEwZClzmOgiwSU81Rnj1sxx OBopyGdRTZjwj5VqC4t0LIXQEpFuTXjKLn/3bPSL2oD1I2OVDVJllhOJzdPlRCMcDknK wufqcY0eiOZ2ewZn2xBrEXw3PLPtbnUHQnPM3SEEq2ZmntTh0rb8MA2qJcBeF8Ka7G+x JRO+0Y4k77Fb5sPV4SpfKNV0D0eE0M1fV38Ygk56oa5RdRUWtbRAIhLjg/9v0b7i3czB 4ZMlLgrbOSxBkRNL4yC9k7U6VsVbjI6nBVVbCfQ7Cya5hwoXru49b0HGoMxR+HmWMKDZ 80wA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=r4p+oo5rp1dy/dLbQp/bNJtRP/i0c5yUMrhzq3rxPMk=; b=WAkLBjGc6Awb+IjiLs+CUXL7HjkVHZ/3QOykW7VKZtK5uHe0qy+8Pt9l8tbPnQWND0 2iOPuYO6LqksesUWPtCBYe0Al5zm0yrubi3pMmyJ1KxXAzUKZzP7k6hIJAywtz0xVcPm kaS/biDOH+EelpJszn0JwrLuH57Q2ZvwawLfctQyep5ayKYw6Zw6Seas68AAzQiTET/4 PEip+t1yEv4JHePSJrPo6onKWMHbYlsHXzJ3KpQ/nFcxRYJUvRAbriAmyaw5gWgFGMOE barqIUhCesKCZLyWhCLIE3sR3osxJEp6LRkmoBfRptWaMFLip90GUjr8wdSqhI+m/AAW MfWw== X-Gm-Message-State: AOAM531Iang4U81K0allSqfe808QTxz50e80uodV/lVgzisusw9rlhsR S3+Rx6hppXuhKtxPDFyQppHGu2pveQ0IwVP3B9C2wpqZJK/ywtYH X-Google-Smtp-Source: ABdhPJwQO2Qx4ELY2PGgQ4aAHMiuHhcjZ+mgGonbXHXoChmxgmbHTPPTLykfltHteafsKGhLCchRzUsuGw2YmpNqQzQ= X-Received: by 2002:a5d:9818:0:b0:65b:ae2:863e with SMTP id a24-20020a5d9818000000b0065b0ae2863emr3286775iol.31.1652175419594; Tue, 10 May 2022 02:36:59 -0700 (PDT) MIME-Version: 1.0 References: <165156202959.27941.9731161369415852149-0@git.sr.ht> <165156202959.27941.9731161369415852149-10@git.sr.ht> In-Reply-To: <165156202959.27941.9731161369415852149-10@git.sr.ht> From: Alistair Francis Date: Tue, 10 May 2022 11:36:33 +0200 Message-ID: Subject: Re: [PATCH qemu v14 10/15] target/riscv: rvv: Add tail agnostic for vector fix-point arithmetic instructions To: "~eopxd" Cc: "qemu-devel@nongnu.org Developers" , "open list:RISC-V" , Palmer Dabbelt , Alistair Francis , Bin Meng , Frank Chang , WeiWei Li , eop Chen Content-Type: text/plain; charset="UTF-8" Received-SPF: pass client-ip=2607:f8b0:4864:20::d2e; envelope-from=alistair23@gmail.com; helo=mail-io1-xd2e.google.com X-Spam_score_int: -18 X-Spam_score: -1.9 X-Spam_bar: - X-Spam_report: (-1.9 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, FREEMAIL_ENVFROM_END_DIGIT=0.25, FREEMAIL_FROM=0.001, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001, T_SCC_BODY_TEXT_LINE=-0.01 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+qemu-devel=archiver.kernel.org@nongnu.org Sender: "Qemu-devel" On Tue, May 3, 2022 at 10:23 AM ~eopxd wrote: > > From: eopXD > > Signed-off-by: eop Chen > Reviewed-by: Frank Chang > Reviewed-by: Weiwei Li Acked-by: Alistair Francis Alistair > --- > target/riscv/vector_helper.c | 220 ++++++++++++++++++----------------- > 1 file changed, 114 insertions(+), 106 deletions(-) > > diff --git a/target/riscv/vector_helper.c b/target/riscv/vector_helper.c > index 87faf1770b..90af4a3bd2 100644 > --- a/target/riscv/vector_helper.c > +++ b/target/riscv/vector_helper.c > @@ -2105,10 +2105,12 @@ static inline void > vext_vv_rm_2(void *vd, void *v0, void *vs1, void *vs2, > CPURISCVState *env, > uint32_t desc, > - opivv2_rm_fn *fn) > + opivv2_rm_fn *fn, uint32_t esz) > { > uint32_t vm = vext_vm(desc); > uint32_t vl = env->vl; > + uint32_t total_elems = vext_get_total_elems(env, desc, esz); > + uint32_t vta = vext_vta(desc); > > switch (env->vxrm) { > case 0: /* rnu */ > @@ -2128,15 +2130,17 @@ vext_vv_rm_2(void *vd, void *v0, void *vs1, void *vs2, > env, vl, vm, 3, fn); > break; > } > + /* set tail elements to 1s */ > + vext_set_elems_1s(vd, vta, vl * esz, total_elems * esz); > } > > /* generate helpers for fixed point instructions with OPIVV format */ > -#define GEN_VEXT_VV_RM(NAME) \ > +#define GEN_VEXT_VV_RM(NAME, ESZ) \ > void HELPER(NAME)(void *vd, void *v0, void *vs1, void *vs2, \ > CPURISCVState *env, uint32_t desc) \ > { \ > vext_vv_rm_2(vd, v0, vs1, vs2, env, desc, \ > - do_##NAME); \ > + do_##NAME, ESZ); \ > } > > static inline uint8_t saddu8(CPURISCVState *env, int vxrm, uint8_t a, uint8_t b) > @@ -2186,10 +2190,10 @@ RVVCALL(OPIVV2_RM, vsaddu_vv_b, OP_UUU_B, H1, H1, H1, saddu8) > RVVCALL(OPIVV2_RM, vsaddu_vv_h, OP_UUU_H, H2, H2, H2, saddu16) > RVVCALL(OPIVV2_RM, vsaddu_vv_w, OP_UUU_W, H4, H4, H4, saddu32) > RVVCALL(OPIVV2_RM, vsaddu_vv_d, OP_UUU_D, H8, H8, H8, saddu64) > -GEN_VEXT_VV_RM(vsaddu_vv_b) > -GEN_VEXT_VV_RM(vsaddu_vv_h) > -GEN_VEXT_VV_RM(vsaddu_vv_w) > -GEN_VEXT_VV_RM(vsaddu_vv_d) > +GEN_VEXT_VV_RM(vsaddu_vv_b, 1) > +GEN_VEXT_VV_RM(vsaddu_vv_h, 2) > +GEN_VEXT_VV_RM(vsaddu_vv_w, 4) > +GEN_VEXT_VV_RM(vsaddu_vv_d, 8) > > typedef void opivx2_rm_fn(void *vd, target_long s1, void *vs2, int i, > CPURISCVState *env, int vxrm); > @@ -2222,10 +2226,12 @@ static inline void > vext_vx_rm_2(void *vd, void *v0, target_long s1, void *vs2, > CPURISCVState *env, > uint32_t desc, > - opivx2_rm_fn *fn) > + opivx2_rm_fn *fn, uint32_t esz) > { > uint32_t vm = vext_vm(desc); > uint32_t vl = env->vl; > + uint32_t total_elems = vext_get_total_elems(env, desc, esz); > + uint32_t vta = vext_vta(desc); > > switch (env->vxrm) { > case 0: /* rnu */ > @@ -2245,25 +2251,27 @@ vext_vx_rm_2(void *vd, void *v0, target_long s1, void *vs2, > env, vl, vm, 3, fn); > break; > } > + /* set tail elements to 1s */ > + vext_set_elems_1s(vd, vta, vl * esz, total_elems * esz); > } > > /* generate helpers for fixed point instructions with OPIVX format */ > -#define GEN_VEXT_VX_RM(NAME) \ > +#define GEN_VEXT_VX_RM(NAME, ESZ) \ > void HELPER(NAME)(void *vd, void *v0, target_ulong s1, \ > void *vs2, CPURISCVState *env, uint32_t desc) \ > { \ > vext_vx_rm_2(vd, v0, s1, vs2, env, desc, \ > - do_##NAME); \ > + do_##NAME, ESZ); \ > } > > RVVCALL(OPIVX2_RM, vsaddu_vx_b, OP_UUU_B, H1, H1, saddu8) > RVVCALL(OPIVX2_RM, vsaddu_vx_h, OP_UUU_H, H2, H2, saddu16) > RVVCALL(OPIVX2_RM, vsaddu_vx_w, OP_UUU_W, H4, H4, saddu32) > RVVCALL(OPIVX2_RM, vsaddu_vx_d, OP_UUU_D, H8, H8, saddu64) > -GEN_VEXT_VX_RM(vsaddu_vx_b) > -GEN_VEXT_VX_RM(vsaddu_vx_h) > -GEN_VEXT_VX_RM(vsaddu_vx_w) > -GEN_VEXT_VX_RM(vsaddu_vx_d) > +GEN_VEXT_VX_RM(vsaddu_vx_b, 1) > +GEN_VEXT_VX_RM(vsaddu_vx_h, 2) > +GEN_VEXT_VX_RM(vsaddu_vx_w, 4) > +GEN_VEXT_VX_RM(vsaddu_vx_d, 8) > > static inline int8_t sadd8(CPURISCVState *env, int vxrm, int8_t a, int8_t b) > { > @@ -2309,19 +2317,19 @@ RVVCALL(OPIVV2_RM, vsadd_vv_b, OP_SSS_B, H1, H1, H1, sadd8) > RVVCALL(OPIVV2_RM, vsadd_vv_h, OP_SSS_H, H2, H2, H2, sadd16) > RVVCALL(OPIVV2_RM, vsadd_vv_w, OP_SSS_W, H4, H4, H4, sadd32) > RVVCALL(OPIVV2_RM, vsadd_vv_d, OP_SSS_D, H8, H8, H8, sadd64) > -GEN_VEXT_VV_RM(vsadd_vv_b) > -GEN_VEXT_VV_RM(vsadd_vv_h) > -GEN_VEXT_VV_RM(vsadd_vv_w) > -GEN_VEXT_VV_RM(vsadd_vv_d) > +GEN_VEXT_VV_RM(vsadd_vv_b, 1) > +GEN_VEXT_VV_RM(vsadd_vv_h, 2) > +GEN_VEXT_VV_RM(vsadd_vv_w, 4) > +GEN_VEXT_VV_RM(vsadd_vv_d, 8) > > RVVCALL(OPIVX2_RM, vsadd_vx_b, OP_SSS_B, H1, H1, sadd8) > RVVCALL(OPIVX2_RM, vsadd_vx_h, OP_SSS_H, H2, H2, sadd16) > RVVCALL(OPIVX2_RM, vsadd_vx_w, OP_SSS_W, H4, H4, sadd32) > RVVCALL(OPIVX2_RM, vsadd_vx_d, OP_SSS_D, H8, H8, sadd64) > -GEN_VEXT_VX_RM(vsadd_vx_b) > -GEN_VEXT_VX_RM(vsadd_vx_h) > -GEN_VEXT_VX_RM(vsadd_vx_w) > -GEN_VEXT_VX_RM(vsadd_vx_d) > +GEN_VEXT_VX_RM(vsadd_vx_b, 1) > +GEN_VEXT_VX_RM(vsadd_vx_h, 2) > +GEN_VEXT_VX_RM(vsadd_vx_w, 4) > +GEN_VEXT_VX_RM(vsadd_vx_d, 8) > > static inline uint8_t ssubu8(CPURISCVState *env, int vxrm, uint8_t a, uint8_t b) > { > @@ -2370,19 +2378,19 @@ RVVCALL(OPIVV2_RM, vssubu_vv_b, OP_UUU_B, H1, H1, H1, ssubu8) > RVVCALL(OPIVV2_RM, vssubu_vv_h, OP_UUU_H, H2, H2, H2, ssubu16) > RVVCALL(OPIVV2_RM, vssubu_vv_w, OP_UUU_W, H4, H4, H4, ssubu32) > RVVCALL(OPIVV2_RM, vssubu_vv_d, OP_UUU_D, H8, H8, H8, ssubu64) > -GEN_VEXT_VV_RM(vssubu_vv_b) > -GEN_VEXT_VV_RM(vssubu_vv_h) > -GEN_VEXT_VV_RM(vssubu_vv_w) > -GEN_VEXT_VV_RM(vssubu_vv_d) > +GEN_VEXT_VV_RM(vssubu_vv_b, 1) > +GEN_VEXT_VV_RM(vssubu_vv_h, 2) > +GEN_VEXT_VV_RM(vssubu_vv_w, 4) > +GEN_VEXT_VV_RM(vssubu_vv_d, 8) > > RVVCALL(OPIVX2_RM, vssubu_vx_b, OP_UUU_B, H1, H1, ssubu8) > RVVCALL(OPIVX2_RM, vssubu_vx_h, OP_UUU_H, H2, H2, ssubu16) > RVVCALL(OPIVX2_RM, vssubu_vx_w, OP_UUU_W, H4, H4, ssubu32) > RVVCALL(OPIVX2_RM, vssubu_vx_d, OP_UUU_D, H8, H8, ssubu64) > -GEN_VEXT_VX_RM(vssubu_vx_b) > -GEN_VEXT_VX_RM(vssubu_vx_h) > -GEN_VEXT_VX_RM(vssubu_vx_w) > -GEN_VEXT_VX_RM(vssubu_vx_d) > +GEN_VEXT_VX_RM(vssubu_vx_b, 1) > +GEN_VEXT_VX_RM(vssubu_vx_h, 2) > +GEN_VEXT_VX_RM(vssubu_vx_w, 4) > +GEN_VEXT_VX_RM(vssubu_vx_d, 8) > > static inline int8_t ssub8(CPURISCVState *env, int vxrm, int8_t a, int8_t b) > { > @@ -2428,19 +2436,19 @@ RVVCALL(OPIVV2_RM, vssub_vv_b, OP_SSS_B, H1, H1, H1, ssub8) > RVVCALL(OPIVV2_RM, vssub_vv_h, OP_SSS_H, H2, H2, H2, ssub16) > RVVCALL(OPIVV2_RM, vssub_vv_w, OP_SSS_W, H4, H4, H4, ssub32) > RVVCALL(OPIVV2_RM, vssub_vv_d, OP_SSS_D, H8, H8, H8, ssub64) > -GEN_VEXT_VV_RM(vssub_vv_b) > -GEN_VEXT_VV_RM(vssub_vv_h) > -GEN_VEXT_VV_RM(vssub_vv_w) > -GEN_VEXT_VV_RM(vssub_vv_d) > +GEN_VEXT_VV_RM(vssub_vv_b, 1) > +GEN_VEXT_VV_RM(vssub_vv_h, 2) > +GEN_VEXT_VV_RM(vssub_vv_w, 4) > +GEN_VEXT_VV_RM(vssub_vv_d, 8) > > RVVCALL(OPIVX2_RM, vssub_vx_b, OP_SSS_B, H1, H1, ssub8) > RVVCALL(OPIVX2_RM, vssub_vx_h, OP_SSS_H, H2, H2, ssub16) > RVVCALL(OPIVX2_RM, vssub_vx_w, OP_SSS_W, H4, H4, ssub32) > RVVCALL(OPIVX2_RM, vssub_vx_d, OP_SSS_D, H8, H8, ssub64) > -GEN_VEXT_VX_RM(vssub_vx_b) > -GEN_VEXT_VX_RM(vssub_vx_h) > -GEN_VEXT_VX_RM(vssub_vx_w) > -GEN_VEXT_VX_RM(vssub_vx_d) > +GEN_VEXT_VX_RM(vssub_vx_b, 1) > +GEN_VEXT_VX_RM(vssub_vx_h, 2) > +GEN_VEXT_VX_RM(vssub_vx_w, 4) > +GEN_VEXT_VX_RM(vssub_vx_d, 8) > > /* Vector Single-Width Averaging Add and Subtract */ > static inline uint8_t get_round(int vxrm, uint64_t v, uint8_t shift) > @@ -2492,19 +2500,19 @@ RVVCALL(OPIVV2_RM, vaadd_vv_b, OP_SSS_B, H1, H1, H1, aadd32) > RVVCALL(OPIVV2_RM, vaadd_vv_h, OP_SSS_H, H2, H2, H2, aadd32) > RVVCALL(OPIVV2_RM, vaadd_vv_w, OP_SSS_W, H4, H4, H4, aadd32) > RVVCALL(OPIVV2_RM, vaadd_vv_d, OP_SSS_D, H8, H8, H8, aadd64) > -GEN_VEXT_VV_RM(vaadd_vv_b) > -GEN_VEXT_VV_RM(vaadd_vv_h) > -GEN_VEXT_VV_RM(vaadd_vv_w) > -GEN_VEXT_VV_RM(vaadd_vv_d) > +GEN_VEXT_VV_RM(vaadd_vv_b, 1) > +GEN_VEXT_VV_RM(vaadd_vv_h, 2) > +GEN_VEXT_VV_RM(vaadd_vv_w, 4) > +GEN_VEXT_VV_RM(vaadd_vv_d, 8) > > RVVCALL(OPIVX2_RM, vaadd_vx_b, OP_SSS_B, H1, H1, aadd32) > RVVCALL(OPIVX2_RM, vaadd_vx_h, OP_SSS_H, H2, H2, aadd32) > RVVCALL(OPIVX2_RM, vaadd_vx_w, OP_SSS_W, H4, H4, aadd32) > RVVCALL(OPIVX2_RM, vaadd_vx_d, OP_SSS_D, H8, H8, aadd64) > -GEN_VEXT_VX_RM(vaadd_vx_b) > -GEN_VEXT_VX_RM(vaadd_vx_h) > -GEN_VEXT_VX_RM(vaadd_vx_w) > -GEN_VEXT_VX_RM(vaadd_vx_d) > +GEN_VEXT_VX_RM(vaadd_vx_b, 1) > +GEN_VEXT_VX_RM(vaadd_vx_h, 2) > +GEN_VEXT_VX_RM(vaadd_vx_w, 4) > +GEN_VEXT_VX_RM(vaadd_vx_d, 8) > > static inline uint32_t aaddu32(CPURISCVState *env, int vxrm, > uint32_t a, uint32_t b) > @@ -2529,19 +2537,19 @@ RVVCALL(OPIVV2_RM, vaaddu_vv_b, OP_UUU_B, H1, H1, H1, aaddu32) > RVVCALL(OPIVV2_RM, vaaddu_vv_h, OP_UUU_H, H2, H2, H2, aaddu32) > RVVCALL(OPIVV2_RM, vaaddu_vv_w, OP_UUU_W, H4, H4, H4, aaddu32) > RVVCALL(OPIVV2_RM, vaaddu_vv_d, OP_UUU_D, H8, H8, H8, aaddu64) > -GEN_VEXT_VV_RM(vaaddu_vv_b) > -GEN_VEXT_VV_RM(vaaddu_vv_h) > -GEN_VEXT_VV_RM(vaaddu_vv_w) > -GEN_VEXT_VV_RM(vaaddu_vv_d) > +GEN_VEXT_VV_RM(vaaddu_vv_b, 1) > +GEN_VEXT_VV_RM(vaaddu_vv_h, 2) > +GEN_VEXT_VV_RM(vaaddu_vv_w, 4) > +GEN_VEXT_VV_RM(vaaddu_vv_d, 8) > > RVVCALL(OPIVX2_RM, vaaddu_vx_b, OP_UUU_B, H1, H1, aaddu32) > RVVCALL(OPIVX2_RM, vaaddu_vx_h, OP_UUU_H, H2, H2, aaddu32) > RVVCALL(OPIVX2_RM, vaaddu_vx_w, OP_UUU_W, H4, H4, aaddu32) > RVVCALL(OPIVX2_RM, vaaddu_vx_d, OP_UUU_D, H8, H8, aaddu64) > -GEN_VEXT_VX_RM(vaaddu_vx_b) > -GEN_VEXT_VX_RM(vaaddu_vx_h) > -GEN_VEXT_VX_RM(vaaddu_vx_w) > -GEN_VEXT_VX_RM(vaaddu_vx_d) > +GEN_VEXT_VX_RM(vaaddu_vx_b, 1) > +GEN_VEXT_VX_RM(vaaddu_vx_h, 2) > +GEN_VEXT_VX_RM(vaaddu_vx_w, 4) > +GEN_VEXT_VX_RM(vaaddu_vx_d, 8) > > static inline int32_t asub32(CPURISCVState *env, int vxrm, int32_t a, int32_t b) > { > @@ -2565,19 +2573,19 @@ RVVCALL(OPIVV2_RM, vasub_vv_b, OP_SSS_B, H1, H1, H1, asub32) > RVVCALL(OPIVV2_RM, vasub_vv_h, OP_SSS_H, H2, H2, H2, asub32) > RVVCALL(OPIVV2_RM, vasub_vv_w, OP_SSS_W, H4, H4, H4, asub32) > RVVCALL(OPIVV2_RM, vasub_vv_d, OP_SSS_D, H8, H8, H8, asub64) > -GEN_VEXT_VV_RM(vasub_vv_b) > -GEN_VEXT_VV_RM(vasub_vv_h) > -GEN_VEXT_VV_RM(vasub_vv_w) > -GEN_VEXT_VV_RM(vasub_vv_d) > +GEN_VEXT_VV_RM(vasub_vv_b, 1) > +GEN_VEXT_VV_RM(vasub_vv_h, 2) > +GEN_VEXT_VV_RM(vasub_vv_w, 4) > +GEN_VEXT_VV_RM(vasub_vv_d, 8) > > RVVCALL(OPIVX2_RM, vasub_vx_b, OP_SSS_B, H1, H1, asub32) > RVVCALL(OPIVX2_RM, vasub_vx_h, OP_SSS_H, H2, H2, asub32) > RVVCALL(OPIVX2_RM, vasub_vx_w, OP_SSS_W, H4, H4, asub32) > RVVCALL(OPIVX2_RM, vasub_vx_d, OP_SSS_D, H8, H8, asub64) > -GEN_VEXT_VX_RM(vasub_vx_b) > -GEN_VEXT_VX_RM(vasub_vx_h) > -GEN_VEXT_VX_RM(vasub_vx_w) > -GEN_VEXT_VX_RM(vasub_vx_d) > +GEN_VEXT_VX_RM(vasub_vx_b, 1) > +GEN_VEXT_VX_RM(vasub_vx_h, 2) > +GEN_VEXT_VX_RM(vasub_vx_w, 4) > +GEN_VEXT_VX_RM(vasub_vx_d, 8) > > static inline uint32_t asubu32(CPURISCVState *env, int vxrm, > uint32_t a, uint32_t b) > @@ -2602,19 +2610,19 @@ RVVCALL(OPIVV2_RM, vasubu_vv_b, OP_UUU_B, H1, H1, H1, asubu32) > RVVCALL(OPIVV2_RM, vasubu_vv_h, OP_UUU_H, H2, H2, H2, asubu32) > RVVCALL(OPIVV2_RM, vasubu_vv_w, OP_UUU_W, H4, H4, H4, asubu32) > RVVCALL(OPIVV2_RM, vasubu_vv_d, OP_UUU_D, H8, H8, H8, asubu64) > -GEN_VEXT_VV_RM(vasubu_vv_b) > -GEN_VEXT_VV_RM(vasubu_vv_h) > -GEN_VEXT_VV_RM(vasubu_vv_w) > -GEN_VEXT_VV_RM(vasubu_vv_d) > +GEN_VEXT_VV_RM(vasubu_vv_b, 1) > +GEN_VEXT_VV_RM(vasubu_vv_h, 2) > +GEN_VEXT_VV_RM(vasubu_vv_w, 4) > +GEN_VEXT_VV_RM(vasubu_vv_d, 8) > > RVVCALL(OPIVX2_RM, vasubu_vx_b, OP_UUU_B, H1, H1, asubu32) > RVVCALL(OPIVX2_RM, vasubu_vx_h, OP_UUU_H, H2, H2, asubu32) > RVVCALL(OPIVX2_RM, vasubu_vx_w, OP_UUU_W, H4, H4, asubu32) > RVVCALL(OPIVX2_RM, vasubu_vx_d, OP_UUU_D, H8, H8, asubu64) > -GEN_VEXT_VX_RM(vasubu_vx_b) > -GEN_VEXT_VX_RM(vasubu_vx_h) > -GEN_VEXT_VX_RM(vasubu_vx_w) > -GEN_VEXT_VX_RM(vasubu_vx_d) > +GEN_VEXT_VX_RM(vasubu_vx_b, 1) > +GEN_VEXT_VX_RM(vasubu_vx_h, 2) > +GEN_VEXT_VX_RM(vasubu_vx_w, 4) > +GEN_VEXT_VX_RM(vasubu_vx_d, 8) > > /* Vector Single-Width Fractional Multiply with Rounding and Saturation */ > static inline int8_t vsmul8(CPURISCVState *env, int vxrm, int8_t a, int8_t b) > @@ -2709,19 +2717,19 @@ RVVCALL(OPIVV2_RM, vsmul_vv_b, OP_SSS_B, H1, H1, H1, vsmul8) > RVVCALL(OPIVV2_RM, vsmul_vv_h, OP_SSS_H, H2, H2, H2, vsmul16) > RVVCALL(OPIVV2_RM, vsmul_vv_w, OP_SSS_W, H4, H4, H4, vsmul32) > RVVCALL(OPIVV2_RM, vsmul_vv_d, OP_SSS_D, H8, H8, H8, vsmul64) > -GEN_VEXT_VV_RM(vsmul_vv_b) > -GEN_VEXT_VV_RM(vsmul_vv_h) > -GEN_VEXT_VV_RM(vsmul_vv_w) > -GEN_VEXT_VV_RM(vsmul_vv_d) > +GEN_VEXT_VV_RM(vsmul_vv_b, 1) > +GEN_VEXT_VV_RM(vsmul_vv_h, 2) > +GEN_VEXT_VV_RM(vsmul_vv_w, 4) > +GEN_VEXT_VV_RM(vsmul_vv_d, 8) > > RVVCALL(OPIVX2_RM, vsmul_vx_b, OP_SSS_B, H1, H1, vsmul8) > RVVCALL(OPIVX2_RM, vsmul_vx_h, OP_SSS_H, H2, H2, vsmul16) > RVVCALL(OPIVX2_RM, vsmul_vx_w, OP_SSS_W, H4, H4, vsmul32) > RVVCALL(OPIVX2_RM, vsmul_vx_d, OP_SSS_D, H8, H8, vsmul64) > -GEN_VEXT_VX_RM(vsmul_vx_b) > -GEN_VEXT_VX_RM(vsmul_vx_h) > -GEN_VEXT_VX_RM(vsmul_vx_w) > -GEN_VEXT_VX_RM(vsmul_vx_d) > +GEN_VEXT_VX_RM(vsmul_vx_b, 1) > +GEN_VEXT_VX_RM(vsmul_vx_h, 2) > +GEN_VEXT_VX_RM(vsmul_vx_w, 4) > +GEN_VEXT_VX_RM(vsmul_vx_d, 8) > > /* Vector Single-Width Scaling Shift Instructions */ > static inline uint8_t > @@ -2768,19 +2776,19 @@ RVVCALL(OPIVV2_RM, vssrl_vv_b, OP_UUU_B, H1, H1, H1, vssrl8) > RVVCALL(OPIVV2_RM, vssrl_vv_h, OP_UUU_H, H2, H2, H2, vssrl16) > RVVCALL(OPIVV2_RM, vssrl_vv_w, OP_UUU_W, H4, H4, H4, vssrl32) > RVVCALL(OPIVV2_RM, vssrl_vv_d, OP_UUU_D, H8, H8, H8, vssrl64) > -GEN_VEXT_VV_RM(vssrl_vv_b) > -GEN_VEXT_VV_RM(vssrl_vv_h) > -GEN_VEXT_VV_RM(vssrl_vv_w) > -GEN_VEXT_VV_RM(vssrl_vv_d) > +GEN_VEXT_VV_RM(vssrl_vv_b, 1) > +GEN_VEXT_VV_RM(vssrl_vv_h, 2) > +GEN_VEXT_VV_RM(vssrl_vv_w, 4) > +GEN_VEXT_VV_RM(vssrl_vv_d, 8) > > RVVCALL(OPIVX2_RM, vssrl_vx_b, OP_UUU_B, H1, H1, vssrl8) > RVVCALL(OPIVX2_RM, vssrl_vx_h, OP_UUU_H, H2, H2, vssrl16) > RVVCALL(OPIVX2_RM, vssrl_vx_w, OP_UUU_W, H4, H4, vssrl32) > RVVCALL(OPIVX2_RM, vssrl_vx_d, OP_UUU_D, H8, H8, vssrl64) > -GEN_VEXT_VX_RM(vssrl_vx_b) > -GEN_VEXT_VX_RM(vssrl_vx_h) > -GEN_VEXT_VX_RM(vssrl_vx_w) > -GEN_VEXT_VX_RM(vssrl_vx_d) > +GEN_VEXT_VX_RM(vssrl_vx_b, 1) > +GEN_VEXT_VX_RM(vssrl_vx_h, 2) > +GEN_VEXT_VX_RM(vssrl_vx_w, 4) > +GEN_VEXT_VX_RM(vssrl_vx_d, 8) > > static inline int8_t > vssra8(CPURISCVState *env, int vxrm, int8_t a, int8_t b) > @@ -2827,19 +2835,19 @@ RVVCALL(OPIVV2_RM, vssra_vv_b, OP_SSS_B, H1, H1, H1, vssra8) > RVVCALL(OPIVV2_RM, vssra_vv_h, OP_SSS_H, H2, H2, H2, vssra16) > RVVCALL(OPIVV2_RM, vssra_vv_w, OP_SSS_W, H4, H4, H4, vssra32) > RVVCALL(OPIVV2_RM, vssra_vv_d, OP_SSS_D, H8, H8, H8, vssra64) > -GEN_VEXT_VV_RM(vssra_vv_b) > -GEN_VEXT_VV_RM(vssra_vv_h) > -GEN_VEXT_VV_RM(vssra_vv_w) > -GEN_VEXT_VV_RM(vssra_vv_d) > +GEN_VEXT_VV_RM(vssra_vv_b, 1) > +GEN_VEXT_VV_RM(vssra_vv_h, 2) > +GEN_VEXT_VV_RM(vssra_vv_w, 4) > +GEN_VEXT_VV_RM(vssra_vv_d, 8) > > RVVCALL(OPIVX2_RM, vssra_vx_b, OP_SSS_B, H1, H1, vssra8) > RVVCALL(OPIVX2_RM, vssra_vx_h, OP_SSS_H, H2, H2, vssra16) > RVVCALL(OPIVX2_RM, vssra_vx_w, OP_SSS_W, H4, H4, vssra32) > RVVCALL(OPIVX2_RM, vssra_vx_d, OP_SSS_D, H8, H8, vssra64) > -GEN_VEXT_VX_RM(vssra_vx_b) > -GEN_VEXT_VX_RM(vssra_vx_h) > -GEN_VEXT_VX_RM(vssra_vx_w) > -GEN_VEXT_VX_RM(vssra_vx_d) > +GEN_VEXT_VX_RM(vssra_vx_b, 1) > +GEN_VEXT_VX_RM(vssra_vx_h, 2) > +GEN_VEXT_VX_RM(vssra_vx_w, 4) > +GEN_VEXT_VX_RM(vssra_vx_d, 8) > > /* Vector Narrowing Fixed-Point Clip Instructions */ > static inline int8_t > @@ -2902,16 +2910,16 @@ vnclip32(CPURISCVState *env, int vxrm, int64_t a, int32_t b) > RVVCALL(OPIVV2_RM, vnclip_wv_b, NOP_SSS_B, H1, H2, H1, vnclip8) > RVVCALL(OPIVV2_RM, vnclip_wv_h, NOP_SSS_H, H2, H4, H2, vnclip16) > RVVCALL(OPIVV2_RM, vnclip_wv_w, NOP_SSS_W, H4, H8, H4, vnclip32) > -GEN_VEXT_VV_RM(vnclip_wv_b) > -GEN_VEXT_VV_RM(vnclip_wv_h) > -GEN_VEXT_VV_RM(vnclip_wv_w) > +GEN_VEXT_VV_RM(vnclip_wv_b, 1) > +GEN_VEXT_VV_RM(vnclip_wv_h, 2) > +GEN_VEXT_VV_RM(vnclip_wv_w, 4) > > RVVCALL(OPIVX2_RM, vnclip_wx_b, NOP_SSS_B, H1, H2, vnclip8) > RVVCALL(OPIVX2_RM, vnclip_wx_h, NOP_SSS_H, H2, H4, vnclip16) > RVVCALL(OPIVX2_RM, vnclip_wx_w, NOP_SSS_W, H4, H8, vnclip32) > -GEN_VEXT_VX_RM(vnclip_wx_b) > -GEN_VEXT_VX_RM(vnclip_wx_h) > -GEN_VEXT_VX_RM(vnclip_wx_w) > +GEN_VEXT_VX_RM(vnclip_wx_b, 1) > +GEN_VEXT_VX_RM(vnclip_wx_h, 2) > +GEN_VEXT_VX_RM(vnclip_wx_w, 4) > > static inline uint8_t > vnclipu8(CPURISCVState *env, int vxrm, uint16_t a, uint8_t b) > @@ -2964,16 +2972,16 @@ vnclipu32(CPURISCVState *env, int vxrm, uint64_t a, uint32_t b) > RVVCALL(OPIVV2_RM, vnclipu_wv_b, NOP_UUU_B, H1, H2, H1, vnclipu8) > RVVCALL(OPIVV2_RM, vnclipu_wv_h, NOP_UUU_H, H2, H4, H2, vnclipu16) > RVVCALL(OPIVV2_RM, vnclipu_wv_w, NOP_UUU_W, H4, H8, H4, vnclipu32) > -GEN_VEXT_VV_RM(vnclipu_wv_b) > -GEN_VEXT_VV_RM(vnclipu_wv_h) > -GEN_VEXT_VV_RM(vnclipu_wv_w) > +GEN_VEXT_VV_RM(vnclipu_wv_b, 1) > +GEN_VEXT_VV_RM(vnclipu_wv_h, 2) > +GEN_VEXT_VV_RM(vnclipu_wv_w, 4) > > RVVCALL(OPIVX2_RM, vnclipu_wx_b, NOP_UUU_B, H1, H2, vnclipu8) > RVVCALL(OPIVX2_RM, vnclipu_wx_h, NOP_UUU_H, H2, H4, vnclipu16) > RVVCALL(OPIVX2_RM, vnclipu_wx_w, NOP_UUU_W, H4, H8, vnclipu32) > -GEN_VEXT_VX_RM(vnclipu_wx_b) > -GEN_VEXT_VX_RM(vnclipu_wx_h) > -GEN_VEXT_VX_RM(vnclipu_wx_w) > +GEN_VEXT_VX_RM(vnclipu_wx_b, 1) > +GEN_VEXT_VX_RM(vnclipu_wx_h, 2) > +GEN_VEXT_VX_RM(vnclipu_wx_w, 4) > > /* > *** Vector Float Point Arithmetic Instructions > -- > 2.34.2 > >