All of lore.kernel.org
 help / color / mirror / Atom feed
From: Willy Lambert <lambert.willy@domain.hid>
To: Philippe Gerum <rpm@xenomai.org>
Cc: xenomai@xenomai.org
Subject: Re: [Xenomai-help] Smi workaround on ICH8M
Date: Mon, 23 Apr 2012 13:07:23 +0200	[thread overview]
Message-ID: <CAKvQZ_3bropOT1KWGnvcGkTdKBWc=BGX1Xc6w7M=70nDi02a=A@mail.gmail.com> (raw)
In-Reply-To: <CAKvQZ_3H8b_V0qvTJAQZ7xzwvLWrVGT2VaCh2A7RCpRsuXgC=A@mail.gmail.com>

2012/4/23 Willy Lambert <lambert.willy@domain.hid>:
> 2012/4/23 Philippe Gerum <rpm@xenomai.org>:
>> On 04/23/2012 03:51 AM, Willy Lambert wrote:
>>>
>>> Hi,
>>>
>>> I have a message  in dmesg about SMI workaround :
>>> Xenomai: SMI-enabled chipset found, but SMI workaround disabled
>>>          (check CONFIG_XENO_HW_SMI_WORKAROUND). You may encounter
>>>          high interrupt latencies!
>>>
>>> My kernel should be configured properly and following the "In case of
>>> high latencies" of
>>> http://www.xenomai.org/index.php/Configuring_x86_kernels thread, I did
>>> some tests.
>>>
>>> Latency test is here (if it is us it should be ok no ?):
>>>
>>
>> Yes, this looks ok, but you need to run this test longer, and try a few
>> usual suspects like plugging in/out USB devices while doing so (e.g. mouse,
>> netdev).
>>
>> The point of this message is to tell you that your chipset is known to
>> create latency issues in some cases (like most Intel chipset these days),
>> but you did not enable the Xenomai code which works around such issues by
>> shutting down problematic SMI sources. That may be right, or even required
>> to leave all the SMI sources enabled (e.g. thermal control), but this might
>> also lead to unacceptable latency spots. YMMV.
>>
>> This is basically a heads up message.
>>
>> --
>> Philippe.
>
> Ok, thanks for answers.
>
> I did the test again , playing with usb and using the stress program
> to generate CPU load. The max latency for now is 15us in 4 mins. So I
> think it will be ok to keep SMI on for the time. Please let me know if
> this test is still stoo short.
> ^C---|-----------|-----------|-----------|--------|------|-------------------------
> RTS|      0.604|      2.332|     15.161|       0|     0|    00:03:59/00:03:59
>
> Do you know by chance where I can found infos about SMI sources ? I
> suppose it is not in the ICH8M docs, it would be in my board doc ? Or
> have I a soft way to do this check so that I don't have to spend time
> with my vendor which will obviously have hard time to answer that ?

Btw is there any way to test latencies without xenomai (or in
secondary mode) to compare ?


  reply	other threads:[~2012-04-23 11:07 UTC|newest]

Thread overview: 7+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2012-04-23  1:51 [Xenomai-help] Smi workaround on ICH8M Willy Lambert
2012-04-23  8:11 ` Gilles Chanteperdrix
2012-04-23  8:39 ` Philippe Gerum
2012-04-23 11:05   ` Willy Lambert
2012-04-23 11:07     ` Willy Lambert [this message]
2012-04-23 11:28     ` Gilles Chanteperdrix
2012-04-25 10:07       ` Willy Lambert

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to='CAKvQZ_3bropOT1KWGnvcGkTdKBWc=BGX1Xc6w7M=70nDi02a=A@mail.gmail.com' \
    --to=lambert.willy@domain.hid \
    --cc=rpm@xenomai.org \
    --cc=xenomai@xenomai.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.