From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-8.8 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER, MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 7B092C433E0 for ; Tue, 26 Jan 2021 05:26:11 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 41B5822795 for ; Tue, 26 Jan 2021 05:26:11 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727277AbhAZFZv (ORCPT ); Tue, 26 Jan 2021 00:25:51 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:42804 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727108AbhAYKAN (ORCPT ); Mon, 25 Jan 2021 05:00:13 -0500 Received: from mail-ed1-x52b.google.com (mail-ed1-x52b.google.com [IPv6:2a00:1450:4864:20::52b]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 18027C06178A for ; Mon, 25 Jan 2021 01:51:08 -0800 (PST) Received: by mail-ed1-x52b.google.com with SMTP id a14so3138787edu.7 for ; Mon, 25 Jan 2021 01:51:07 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20150623.gappssmtp.com; s=20150623; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=3sTQAwHfoRJvaKH/vQWa6xXs9OxptXgHLkzhd5OV29s=; b=g/i43z2GWqz/4c79iTb6rWqtPWnhKOVpg3Vg9s38NW+G3Z0pwVpjGcrclqfSZo64Yi gHDsozhgY9mASX9VmaYaGrb4is/OEa3j4lSAms1pZqp0x+6+rlz7B1Jenj8TUqC4LHxT jqckVQVqK3SB44NbZJB/xGXqfSrwOM6BWYACfcwD7fYhrx5ICGhQEWFE3ge87LOfEf4Z tTNw4k9nMiz+XngnriPnQfm/gkQ4Y0HmUGIwPwa9ohv9PiDXsx2De3xFvz6ZouKVTbwA Z21uapXWdJPkMyyD6idS3wH3bZSnCgb2120N26RUTz1a3eGEz7Bwsk7ZuwRon7y1Fv9v p7CA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=3sTQAwHfoRJvaKH/vQWa6xXs9OxptXgHLkzhd5OV29s=; b=asdMoZWACW+dHEinW0w42M2TlFi7rx9K4VAukIriEMjOrFWDP1U+i4PAwH+PknKf5z eBCg1ODkMMQksRUxEXL8xqtcY62kU3jtWzy6p/SHhX1khj0RBjESTQqquXHEMS0tkq4c SJA5bG1k6UtikDol6b9Xpo+EfuYxNSyMXGZOiJRnr+XnbAuWHvDqu/jGrfXRd86hpaCG FUiW7gs5ZsHgO2g0j4rsp8tjyT48hdMoVklgYoM6L9aqymVQ9rVh1K96z4P7iHwEFs4x 6NmuF1oJ0sJ7h4tO6mWjuOjZs+unQB0opa06RkW+prviJikSaNRE9j179KaVMHMwK8wN UuAA== X-Gm-Message-State: AOAM531F6u9RAnQlbrlpEiUqRLRkywbwx9xdDYaaDL7vLYWOW031zg9+ 4JSFVg8dxYTHOHDWrb93JJgQ5MARYeuzPXVAy+bRzM2zOfY= X-Google-Smtp-Source: ABdhPJzWD3VL+KVS+vVKPAdqW7ymqMv6I0aPQjq8A00k5+X0z5Xp8y4QIOPSPbclFNO/cHTlUUkW7h2zoHxRpJDgdvo= X-Received: by 2002:a05:6402:35ca:: with SMTP id z10mr985353edc.186.1611568266803; Mon, 25 Jan 2021 01:51:06 -0800 (PST) MIME-Version: 1.0 References: <75637257694de0d4a9e432e1d8270019a4e6328b.1610364681.git.baruch@tkos.co.il> In-Reply-To: <75637257694de0d4a9e432e1d8270019a4e6328b.1610364681.git.baruch@tkos.co.il> From: Bartosz Golaszewski Date: Mon, 25 Jan 2021 10:50:56 +0100 Message-ID: Subject: Re: [PATCH v7 2/3] arm64: dts: armada: add pwm offsets for ap/cp gpios To: Andrew Lunn , Gregory Clement , Sebastian Hesselbarth Cc: Linus Walleij , Rob Herring , Russell King , Chris Packham , linux-pwm@vger.kernel.org, linux-gpio , arm-soc , linux-devicetree , Baruch Siach Content-Type: text/plain; charset="UTF-8" Precedence: bulk List-ID: X-Mailing-List: linux-gpio@vger.kernel.org On Mon, Jan 11, 2021 at 12:47 PM Baruch Siach wrote: > > The 'marvell,pwm-offset' property of both GPIO blocks (per CP component) > point to the same counter registers offset. The driver will decide how > to use counters A/B. > > This is different from the convention of pwm on earlier Armada series > (370/38x). On those systems the assignment of A/B counters to GPIO > blocks is coded in both DT and the driver. The actual behaviour of the > current driver on Armada 8K/7K is the same as earlier systems. > > Add also clock properties for base pwm frequency reference. > > Signed-off-by: Baruch Siach > --- Andrew, Gregory, Sebastian, Can we get your Acks on this patch? Are you fine with it going through the GPIO tree? Bartosz From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-9.0 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER, MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 558D6C433E0 for ; Mon, 25 Jan 2021 09:52:45 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id BC62722C9C for ; Mon, 25 Jan 2021 09:52:44 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org BC62722C9C Authentication-Results: mail.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:To:Subject:Message-ID:Date:From:In-Reply-To: References:MIME-Version:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=bsxaxxFCFHMjExEjELIgUffb5e7TdLKnrTcWOFPsM9w=; b=VesOOhfAGajw4vgMSbIXya3EA nv1lTin5fv4O02BkpiKwPB0wJaqv9zMHSeB2TVosZw/+RUFomnK9hA+MuRJbe1PsJzTapj88DUcHt axwdyqAKWAfn6UiE9WCHCltNUj8PkMOS+B1qVGwtPVBVSlB3FHVzIFVNrHYO48fgqmb+yjeoCPg6k lLWUMujvXq+PE0G+DFK1MaHvNPywZq76pByeK5OQiZJ2E8ZD+HKYyePrhyiLe18oASPrCL8OfKy7r PBKYXTmKTkWjrD1oYYiXzfpB1iSOOONXXOeS5JGhpLnEjJO+T99aN7fU68LeNpSdjFA9RX7BWbA4h NxDRXu4DQ==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1l3yWf-0003SA-4X; Mon, 25 Jan 2021 09:51:13 +0000 Received: from mail-ed1-x530.google.com ([2a00:1450:4864:20::530]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1l3yWb-0003Rb-NP for linux-arm-kernel@lists.infradead.org; Mon, 25 Jan 2021 09:51:10 +0000 Received: by mail-ed1-x530.google.com with SMTP id j13so14454861edp.2 for ; Mon, 25 Jan 2021 01:51:07 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20150623.gappssmtp.com; s=20150623; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=3sTQAwHfoRJvaKH/vQWa6xXs9OxptXgHLkzhd5OV29s=; b=g/i43z2GWqz/4c79iTb6rWqtPWnhKOVpg3Vg9s38NW+G3Z0pwVpjGcrclqfSZo64Yi gHDsozhgY9mASX9VmaYaGrb4is/OEa3j4lSAms1pZqp0x+6+rlz7B1Jenj8TUqC4LHxT jqckVQVqK3SB44NbZJB/xGXqfSrwOM6BWYACfcwD7fYhrx5ICGhQEWFE3ge87LOfEf4Z tTNw4k9nMiz+XngnriPnQfm/gkQ4Y0HmUGIwPwa9ohv9PiDXsx2De3xFvz6ZouKVTbwA Z21uapXWdJPkMyyD6idS3wH3bZSnCgb2120N26RUTz1a3eGEz7Bwsk7ZuwRon7y1Fv9v p7CA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=3sTQAwHfoRJvaKH/vQWa6xXs9OxptXgHLkzhd5OV29s=; b=tECpmGfy86nQWR7hNlsG0m0aGdKL317ID4rgvaJST754032Hpzmpg+LEacfywkltK+ szAhIFMMs047tv9fLLHFWE1Oe3t/INdH1O6Ed8E1yle/2Mxm9wq4wP+hc0uZDL3rrEsw hgYUc37BHIkAuNG4yjrNRjeBtXedoPHATZ9nDOoNjeLsGLW0eIXgeqJZ4bGYvWoOI3pj QeJhOXVaQB294cTI42U+1pJTp0r007vIR448QlRqN2FQNjfaXcHaYFtSHIkaI7a/2C9s UgFgmF4qGGexvnAyWY3IKs3QYQRDB8YmyUEAq+yJ2Zn+w2E3zSWgot8OvHibUIVQzGUX dYiQ== X-Gm-Message-State: AOAM530/NmSigAXIqBpOAENGRcuryjmV7dwtYNlaYG7h6u6U+T+Oz4fR FYAVLKv3okHWu9CSFXAHpCVvJCK4sYUPfT31Qwry8w== X-Google-Smtp-Source: ABdhPJzWD3VL+KVS+vVKPAdqW7ymqMv6I0aPQjq8A00k5+X0z5Xp8y4QIOPSPbclFNO/cHTlUUkW7h2zoHxRpJDgdvo= X-Received: by 2002:a05:6402:35ca:: with SMTP id z10mr985353edc.186.1611568266803; Mon, 25 Jan 2021 01:51:06 -0800 (PST) MIME-Version: 1.0 References: <75637257694de0d4a9e432e1d8270019a4e6328b.1610364681.git.baruch@tkos.co.il> In-Reply-To: <75637257694de0d4a9e432e1d8270019a4e6328b.1610364681.git.baruch@tkos.co.il> From: Bartosz Golaszewski Date: Mon, 25 Jan 2021 10:50:56 +0100 Message-ID: Subject: Re: [PATCH v7 2/3] arm64: dts: armada: add pwm offsets for ap/cp gpios To: Andrew Lunn , Gregory Clement , Sebastian Hesselbarth X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20210125_045109_814750_904F7058 X-CRM114-Status: GOOD ( 14.09 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: linux-pwm@vger.kernel.org, Baruch Siach , linux-devicetree , Linus Walleij , Russell King , linux-gpio , Rob Herring , Chris Packham , arm-soc Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org On Mon, Jan 11, 2021 at 12:47 PM Baruch Siach wrote: > > The 'marvell,pwm-offset' property of both GPIO blocks (per CP component) > point to the same counter registers offset. The driver will decide how > to use counters A/B. > > This is different from the convention of pwm on earlier Armada series > (370/38x). On those systems the assignment of A/B counters to GPIO > blocks is coded in both DT and the driver. The actual behaviour of the > current driver on Armada 8K/7K is the same as earlier systems. > > Add also clock properties for base pwm frequency reference. > > Signed-off-by: Baruch Siach > --- Andrew, Gregory, Sebastian, Can we get your Acks on this patch? Are you fine with it going through the GPIO tree? Bartosz _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel