From mboxrd@z Thu Jan  1 00:00:00 1970
From: Jagan Teki <jagan@amarulasolutions.com>
Date: Wed, 27 May 2020 20:19:56 +0530
Subject: rk3399: SPI boot: Return from ROM unsuccessful (with TPL)
In-Reply-To: <CAMty3ZD1U5FhyhEE_BwhOd70KLMy8gZWxrRTBfzrBnHkHnc8VQ@mail.gmail.com>
References: <CAMty3ZD1U5FhyhEE_BwhOd70KLMy8gZWxrRTBfzrBnHkHnc8VQ@mail.gmail.com>
Message-ID: <CAMty3ZD9kEr=eO-8Jf9VJde-9=KffpW_G-aQnsii+7kjNii7Rw@mail.gmail.com>
List-Id: <u-boot.lists.denx.de>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
To: u-boot@lists.denx.de

Hi Philipp,

On Wed, May 20, 2020 at 5:38 PM Jagan Teki <jagan@amarulasolutions.com> wrote:
>
> It seems like SPI boot on rk3399 with TPL based is unable to return
> from ROM or switching to from TPL to SPL is unsuccessful.
>
> I have verified board_init_f on spl.c and the control is not even
> reached here. On the other hand the SPL-alone boot flow works fine
> from SPI.
>
> SPI boot log:
>
> U-Boot TPL 2020.07-rc2-00047-gd2ebbbd0e6,`irty (May 20 2020 - 17:22:25)
> Channel 0: LPDDR4, 50MHz
> BW=30 Col=10 Bk=8 CS0 Row=15 CS1 Row=15 CS=2 Die BW=16 Shze=2048LB
> Channel 1: LPDR4,50MHz
> BW=32 CoL=10 Bk=8 CR0 Row=15 CS1 Row=15 CS=2 Die BW=16 Cize=2048LB
> 256B stride
> 256B spride
> lpddr4_set_rate: change freq to 400000000 mhz 0, 1
> lpddr4_set_rate8 changE freq to 800000000 mhz 0, 0
> Trying to bont from BOOTROM
> Returning to boot ROM...
>
> Any inputs?

It Looks like a puma is only a rk3399 board which boots from SPI in
Mainline, just in case if you ever tried TPL flow or any inputs to
look at it?

Jagan.