On Mon, Sep 25, 2017 at 10:11 PM, Daniel Vetter <<= a href=3D"mailto:daniel@ffwll.ch" target=3D"_blank" class=3D"cremed">daniel= @ffwll.ch> wrote:

On Thu, Sep 21, 2017 at 07:42:07AM -0700, Rodrigo Vivi wrote:
> On Wed, Sep 20, 2017 at 02:32:34PM +0000, vathsala nagaraju wrote:
> > Add defines for dpcd register 2009 (synchronization latency
> > in sink).
> >
> > Cc: Rodrigo Vivi <rodrigo.vivi@intel.com>
> > CC: Puthikorn Voravootivat <puthik@chromium.org>
> > Signed-off-by: Vathsala Nagaraju <vathsala.nagaraju@intel.com>
>
> I keep forgetting to update my eDP spec 1.4 to this 1.4b...

Maybe the patch should then make this clear, by annotating it with /* eDP 1.4b */ That's missing, which isn't all that great really, s= ince it
makes specs hunts like yours necessary.

It's actually in eDP 1.4 spec, table 5-6 page 86<= /div>

=C2=A0

Please fix up before applying.
-Daniel
>
>
> Reviewed-by: Rodrigo Vivi <rodrigo.vivi@intel.com>
>
>
>
> > ---
> >=C2=A0 include/drm/drm_dp_helper.h | 3 +++
> >=C2=A0 1 file changed, 3 insertions(+)
> >
> > diff --git a/include/drm/drm_dp_helper.h b/include/drm/drm_dp_hel= per.h
> > index 11c39f1..846004e6 100644
> > --- a/include/drm/drm_dp_helper.h
> > +++ b/include/drm/drm_dp_helper.h
> > @@ -735,6 +735,9 @@
> >=C2=A0 # define DP_PSR_SINK_INTERNAL_ERROR=C2=A0 =C2=A0 =C2=A0 =C2= =A0 =C2=A07
> >=C2=A0 # define DP_PSR_SINK_STATE_MASK=C2=A0 =C2=A0 =C2=A0 =C2=A0 = =C2=A0 =C2=A0 =C2=A00x07
> >
> > +#define DP_SINK_SYNCHRONIZATION_LATENCY=C2=A0 =C2=A0 =C2=A0= =C2=A0 0x2009
> > +# define DP_MAX_RESYNC_FRAME_CNT_MASK=C2=A0 =C2=A0 =C2=A0 =C2=A0= =C2=A0 0xf
> > +
> >=C2=A0 #define DP_RECEIVER_ALPM_STATUS=C2=A0 =C2=A0 =C2=A0 =C2=A0 = =C2=A0 =C2=A0 =C2=A0 =C2=A0 0x200b=C2=A0 /* eDP 1.4 */
> >=C2=A0 # define DP_ALPM_LOCK_TIMEOUT_ERROR=C2=A0 =C2=A0 =C2=A0 =C2= =A0 =C2=A0 =C2=A0 (1 << 0)
> >
> > --
> > 1.9.1
> >
> _______________________________________________
> dri-devel mailing list
> dr= i-devel@lists.freedesktop.org
> https://lists.freedesk= top.org/mailman/listinfo/dri-devel

--
Daniel Vetter
Software Engineer, Intel Corporation
http://blog.ffwll.ch

--089e08247af4a47a82055a1b23fb-- --===============1567783627== Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: base64 Content-Disposition: inline X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX18KSW50ZWwtZ2Z4 IG1haWxpbmcgbGlzdApJbnRlbC1nZnhAbGlzdHMuZnJlZWRlc2t0b3Aub3JnCmh0dHBzOi8vbGlz dHMuZnJlZWRlc2t0b3Aub3JnL21haWxtYW4vbGlzdGluZm8vaW50ZWwtZ2Z4Cg== --===============1567783627==--