From mboxrd@z Thu Jan  1 00:00:00 1970
From: Fabio Estevam <festevam@gmail.com>
Date: Wed, 18 Apr 2018 10:25:02 -0300
Subject: [U-Boot] u-boot 2018 SPI SPL
In-Reply-To: <b0ea84cfe34547dc908c205db5285271@pavotek.com.tr>
References: <3fad81957f884b08bdb55acb9f7396ad@pavotek.com.tr>
 <CAOMZO5B02ntw65m9QaVzskUqegkk5ag08Koha6rhA5yQsBzG4Q@mail.gmail.com>
 <7f7f98660e794d04a10e59f7250df538@pavotek.com.tr>
 <6b4b4a3d7b744475aa9b5b56846bb6ad@pavotek.com.tr>
 <CAOMZO5CwH53tEWCmVfP6fV7wAb3H_y5QyPSwZ3Fr6rH46TyGCg@mail.gmail.com>
 <62de2d80df514b1cb369e39938e2bf75@pavotek.com.tr>
 <CAOMZO5CgQPS07T_iV4MoYocwj2Nx9HumqieSj_iWG86B2nceuw@mail.gmail.com>
 <b0ea84cfe34547dc908c205db5285271@pavotek.com.tr>
Message-ID: <CAOMZO5AF-AdPD_b1B7wL0p7Sz8TWhLdFiD+M0j6Tqa39EEwdkQ@mail.gmail.com>
List-Id: <u-boot.lists.denx.de>
MIME-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 8bit
To: u-boot@lists.denx.de

Hi Mehmet,

On Wed, Apr 18, 2018 at 3:56 AM, Mehmet Ali İPİN
<mehmet.ipin@pavotek.com.tr> wrote:
> Dear Fabio,
>
> I manually set spl_boot_list[]  array with SPI, eMMCx, USB RAM etc.
> For SPI NOR flash loader = spl_ll_find_loader(spl_boot_list[i])
> function (in spl.c) is returning a negative loader->boot_device number  -442503140
>
> May be there is a definition in u-boot/SPL config files to make file to generate SPI NOR flash boot code, instead of MMC,
> Which enable this SPL function to return positive correct value for SPI NOR Flash?
>
> eMMC is working, but I did not put SPL and u-boot in eMMC;
> May be you can give me a link explaining how to SPL+u-boot.img to eMMC flash commands.

You can check board/warp7/README

> I added puts() messages to trace the execution;
>
> These are the messages at terminal.
>
>
> U-Boot SPL 2018.05-rc1 (Apr 17 2018 - 22:43:50 -0700)
> SPL set_bd()
> SPL DRAM initialized
> SPL Malloc; gd flags
> board boot order spl boot list
> spl_boot_list:8
> spl_boot_list:8
> Trying to boot from -442503140

You need to debug why you are getting this.

Make sure your board is correctly configured to boot from SPI NOR via
GPIO/fuses.