From mboxrd@z Thu Jan  1 00:00:00 1970
From: Fabio Estevam <festevam@gmail.com>
Date: Mon, 25 Mar 2019 13:48:34 -0300
Subject: [U-Boot] [PATCH] pico-imx7: Disable video support
In-Reply-To: <CAOf5uwk6xbPJy_nCJZT-RbdaqeFW3s6LKVBdXN1hK1zfi14hnQ@mail.gmail.com>
References: <20190323135307.29439-1-festevam@gmail.com>
 <CACr73kD4AMs+Rrr47-=F7d0-gmu-kn2=Xr=gREq0ZqCpRSbF7Q@mail.gmail.com>
 <CAOf5uwk+5vY3Ornn3YESafiSb5efS-x7jXQ-0Ckw5BUaEFZ=Gg@mail.gmail.com>
 <CAOMZO5BfbzJd1qkeRu5Y35BmefCzdzNF8Vzq4vvgUDLrd4tsiQ@mail.gmail.com>
 <CAOf5uw=A+hE3sxDpzHG_QfO=x636j0iPatvoQ0MhVoHpRXHxNg@mail.gmail.com>
 <CAOMZO5BNbapOu-fpKAwCFMMJiu+7refQRLa2wpR4uOcD=Pufaw@mail.gmail.com>
 <CAOf5uwk6xbPJy_nCJZT-RbdaqeFW3s6LKVBdXN1hK1zfi14hnQ@mail.gmail.com>
Message-ID: <CAOMZO5Bn=xmvCYPO2bzRpOEZTEvwOmHNMdDL2e2evukUrZezpw@mail.gmail.com>
List-Id: <u-boot.lists.denx.de>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
To: u-boot@lists.denx.de

Hi Michael,

On Mon, Mar 25, 2019 at 1:38 PM Michael Nazzareno Trimarchi
<michael@amarulasolutions.com> wrote:

> +       /* Perform DDR DRAM calibration */
> +       udelay(100);
> +       mmdc_do_write_level_calibration(&ddr_sysinfo);
> +       mmdc_do_dqs_calibration(&ddr_sysinfo);

Thanks for the suggestion, but this is i.MX6 specific.

i.MX7 has a different DDR controller IP and such functions do not exist there.