From mboxrd@z Thu Jan  1 00:00:00 1970
From: Michael Nazzareno Trimarchi <michael@amarulasolutions.com>
Date: Mon, 25 Mar 2019 17:51:09 +0100
Subject: [U-Boot] [PATCH] pico-imx7: Disable video support
In-Reply-To: <CAOMZO5Bn=xmvCYPO2bzRpOEZTEvwOmHNMdDL2e2evukUrZezpw@mail.gmail.com>
References: <20190323135307.29439-1-festevam@gmail.com>
 <CACr73kD4AMs+Rrr47-=F7d0-gmu-kn2=Xr=gREq0ZqCpRSbF7Q@mail.gmail.com>
 <CAOf5uwk+5vY3Ornn3YESafiSb5efS-x7jXQ-0Ckw5BUaEFZ=Gg@mail.gmail.com>
 <CAOMZO5BfbzJd1qkeRu5Y35BmefCzdzNF8Vzq4vvgUDLrd4tsiQ@mail.gmail.com>
 <CAOf5uw=A+hE3sxDpzHG_QfO=x636j0iPatvoQ0MhVoHpRXHxNg@mail.gmail.com>
 <CAOMZO5BNbapOu-fpKAwCFMMJiu+7refQRLa2wpR4uOcD=Pufaw@mail.gmail.com>
 <CAOf5uwk6xbPJy_nCJZT-RbdaqeFW3s6LKVBdXN1hK1zfi14hnQ@mail.gmail.com>
 <CAOMZO5Bn=xmvCYPO2bzRpOEZTEvwOmHNMdDL2e2evukUrZezpw@mail.gmail.com>
Message-ID: <CAOf5uwm2sv_bKVcdoVRk6u-TrTe5MRPtOJBuy0E2Bf4A3rHHCQ@mail.gmail.com>
List-Id: <u-boot.lists.denx.de>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
To: u-boot@lists.denx.de

Hi

On Mon, Mar 25, 2019 at 5:48 PM Fabio Estevam <festevam@gmail.com> wrote:
>
> Hi Michael,
>
> On Mon, Mar 25, 2019 at 1:38 PM Michael Nazzareno Trimarchi
> <michael@amarulasolutions.com> wrote:
>
> > +       /* Perform DDR DRAM calibration */
> > +       udelay(100);
> > +       mmdc_do_write_level_calibration(&ddr_sysinfo);
> > +       mmdc_do_dqs_calibration(&ddr_sysinfo);
>
> Thanks for the suggestion, but this is i.MX6 specific.
>
> i.MX7 has a different DDR controller IP and such functions do not exist there.
Let me summarize ;). Do you have any reset from the tool? does it
sends everything
using usb? Does SPL log appear and the stop?

Michael


-- 
| Michael Nazzareno Trimarchi                     Amarula Solutions BV |
| COO  -  Founder                                      Cruquiuskade 47 |
| +31(0)851119172                                 Amsterdam 1018 AM NL |
|                  [`as] http://www.amarulasolutions.com               |