From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from eggs.gnu.org ([2001:4830:134:3::10]:57855) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1YFq5D-0004nI-53 for qemu-devel@nongnu.org; Mon, 26 Jan 2015 15:16:28 -0500 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1YFq59-0000Ds-SS for qemu-devel@nongnu.org; Mon, 26 Jan 2015 15:16:27 -0500 Received: from mail-qa0-f44.google.com ([209.85.216.44]:44826) by eggs.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1YFq59-0000Dk-JI for qemu-devel@nongnu.org; Mon, 26 Jan 2015 15:16:23 -0500 Received: by mail-qa0-f44.google.com with SMTP id w8so8485005qac.3 for ; Mon, 26 Jan 2015 12:16:23 -0800 (PST) MIME-Version: 1.0 In-Reply-To: <1422037228-5363-7-git-send-email-peter.maydell@linaro.org> References: <1422037228-5363-1-git-send-email-peter.maydell@linaro.org> <1422037228-5363-7-git-send-email-peter.maydell@linaro.org> Date: Mon, 26 Jan 2015 14:16:23 -0600 Message-ID: From: Greg Bellows Content-Type: multipart/alternative; boundary=001a113a9764eb553a050d93cf14 Subject: Re: [Qemu-devel] [PATCH 06/11] target-arm: Don't define any MMU_MODE*_SUFFIXes List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , To: Peter Maydell Cc: "Edgar E. Iglesias" , Andrew Jones , =?UTF-8?B?QWxleCBCZW5uw6ll?= , QEMU Developers , Patch Tracking --001a113a9764eb553a050d93cf14 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: quoted-printable On Fri, Jan 23, 2015 at 12:20 PM, Peter Maydell wrote: > target-arm doesn't use any of the MMU-mode specific cpu ldst > accessor functions. Suppress their generation by not defining > any of the MMU_MODE*_SUFFIX macros. ("user" and "kernel" are > too simplistic as descriptions of indexes 0 and 1 anyway.) > > Signed-off-by: Peter Maydell > --- > target-arm/cpu.h | 2 -- > 1 file changed, 2 deletions(-) > > diff --git a/target-arm/cpu.h b/target-arm/cpu.h > index cf7b9ab..d18df8f 100644 > --- a/target-arm/cpu.h > +++ b/target-arm/cpu.h > @@ -1638,8 +1638,6 @@ typedef enum ARMMMUIdx { > ARMMMUIdx_S1NSE1 =3D 8, > } ARMMMUIdx; > > -#define MMU_MODE0_SUFFIX _user > -#define MMU_MODE1_SUFFIX _kernel > #define MMU_USER_IDX 0 > > /* Return the exception level we're running at if this is our mmu_idx */ > -- > 1.9.1 > > =E2=80=8BReviewed-by: Greg Bellows =E2=80=8B --001a113a9764eb553a050d93cf14 Content-Type: text/html; charset=UTF-8 Content-Transfer-Encoding: quoted-printable


On Fri, Jan 23, 2015 at 12:20 PM, Peter Maydell <peter= .maydell@linaro.org> wrote:
target-arm doesn't use any of the MMU-mode specific cpu ldst
accessor functions. Suppress their generation by not defining
any of the MMU_MODE*_SUFFIX macros. ("user" and "kernel"= ; are
too simplistic as descriptions of indexes 0 and 1 anyway.)

Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
---
=C2=A0target-arm/cpu.h | 2 --
=C2=A01 file changed, 2 deletions(-)

diff --git a/target-arm/cpu.h b/target-arm/cpu.h
index cf7b9ab..d18df8f 100644
--- a/target-arm/cpu.h
+++ b/target-arm/cpu.h
@@ -1638,8 +1638,6 @@ typedef enum ARMMMUIdx {
=C2=A0 =C2=A0 =C2=A0ARMMMUIdx_S1NSE1 =3D 8,
=C2=A0} ARMMMUIdx;

-#define MMU_MODE0_SUFFIX _user
-#define MMU_MODE1_SUFFIX _kernel
=C2=A0#define MMU_USER_IDX 0

=C2=A0/* Return the exception level we're running at if this is our mmu= _idx */
--
1.9.1


= =E2=80=8BReviewed-by: Greg Bellows <greg.bellows@linaro.org>=E2=80=8B

--001a113a9764eb553a050d93cf14--