From mboxrd@z Thu Jan  1 00:00:00 1970
From: Simon Glass <sjg@chromium.org>
Date: Tue, 19 Jan 2021 11:06:09 -0700
Subject: [PATCH v2 2/2] pci: Add Rockchip dwc based PCIe controller driver
In-Reply-To: <20210115100122.7385-3-shawn.lin@rock-chips.com>
References: <20210115100122.7385-1-shawn.lin@rock-chips.com>
 <20210115100122.7385-3-shawn.lin@rock-chips.com>
Message-ID: <CAPnjgZ0NARi=NHTUXeweJjdhjxJ89R-5=nW7TOacx-ZdAJAOVw@mail.gmail.com>
List-Id: <u-boot.lists.denx.de>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
To: u-boot@lists.denx.de

On Fri, 15 Jan 2021 at 03:01, Shawn Lin <shawn.lin@rock-chips.com> wrote:
>
> Add Rockchip dwc based PCIe controller driver for rk356x platform.
> Driver support Gen3 by operating as a Root complex.
>
> Signed-off-by: Shawn Lin <shawn.lin@rock-chips.com>
>
> ---
>
> Changes in v2:
> - reorder the header file
> - add more comment
> - use clrsetbits_le32 and setbits_le32
> - fix other various suggestions from Simon
>
>  drivers/pci/Kconfig            |   9 +
>  drivers/pci/Makefile           |   1 +
>  drivers/pci/pcie_dw_rockchip.c | 877 +++++++++++++++++++++++++++++++++
>  drivers/phy/rockchip/Kconfig   |   3 +
>  4 files changed, 890 insertions(+)
>  create mode 100644 drivers/pci/pcie_dw_rockchip.c
>

Reviewed-by: Simon Glass <sjg@chromium.org>