From mboxrd@z Thu Jan  1 00:00:00 1970
From: Simon Glass <sjg@chromium.org>
Date: Mon, 1 Feb 2016 09:19:55 -0700
Subject: [U-Boot] [PATCH 10/23] dm: pch: Add get_io_base op
In-Reply-To: <1454319658-17431-11-git-send-email-bmeng.cn@gmail.com>
References: <1454319658-17431-1-git-send-email-bmeng.cn@gmail.com>
 <1454319658-17431-11-git-send-email-bmeng.cn@gmail.com>
Message-ID: <CAPnjgZ1Gdf0E+XheHga1K6_FK3AgEfRmYYFv-zoHTk1m-3aavA@mail.gmail.com>
List-Id: <u-boot.lists.denx.de>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
To: u-boot@lists.denx.de

On 1 February 2016 at 02:40, Bin Meng <bmeng.cn@gmail.com> wrote:
> On some newer chipset (eg: BayTrail), there is an IO base address
> register on the PCH device which configures the base address of a
> memory-mapped I/O controller.
>
> Signed-off-by: Bin Meng <bmeng.cn@gmail.com>
> ---
>
>  drivers/pch/pch-uclass.c | 11 +++++++++++
>  include/pch.h            | 18 ++++++++++++++++++
>  2 files changed, 29 insertions(+)

Reviewed-by: Simon Glass <sjg@chromium.org>
Tested on Minnowmax:
Tested-by: Simon Glass <sjg@chromium.org>