From mboxrd@z Thu Jan  1 00:00:00 1970
From: Simon Glass <sjg@chromium.org>
Date: Fri, 6 Feb 2015 13:26:18 -0700
Subject: [U-Boot] [RFC PATCH v3 4/7] x86: quark: Add Cache-As-RAM
	initialization
In-Reply-To: <CAPnjgZ0Bqu+QwkVNBxrTo5Z5XGNMkam74ReBqp=0LY5MwDGPfw@mail.gmail.com>
References: <1422887729-601-1-git-send-email-bmeng.cn@gmail.com>
 <1422887729-601-5-git-send-email-bmeng.cn@gmail.com>
 <CAPnjgZ0Bqu+QwkVNBxrTo5Z5XGNMkam74ReBqp=0LY5MwDGPfw@mail.gmail.com>
Message-ID: <CAPnjgZ2PVdf3au8ezuivGdkSVwYJpZO+yfiN0y=ffEqtYxH6dw@mail.gmail.com>
List-Id: <u-boot.lists.denx.de>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
To: u-boot@lists.denx.de

On 4 February 2015 at 08:07, Simon Glass <sjg@chromium.org> wrote:
> On 2 February 2015 at 07:35, Bin Meng <bmeng.cn@gmail.com> wrote:
>> Quark SoC contains an embedded 512KiB SRAM (eSRAM) that is
>> initialized by hardware. eSRAM is the ideal place to be used
>> for Cache-As-RAM (CAR) before system memory is available.
>>
>> Signed-off-by: Bin Meng <bmeng.cn@gmail.com>
>>
>> ---
>>
>> Changes in v3:
>> - Use macros from <asm/pci.h> and <asm/arch/quark.h>
>>
>> Changes in v2:
>> - Replace upper case register names (EAX etc.) with lower case
>> - Use some macros from <asm/arch/msg_port.h> and <asm/arch/quark.h>
>>
>>  arch/x86/cpu/quark/car.S | 105 +++++++++++++++++++++++++++++++++++++++++++++++
>>  1 file changed, 105 insertions(+)
>>  create mode 100644 arch/x86/cpu/quark/car.S
>
> Acked-by: Simon Glass <sjg@chromium.org>

Applied to u-boot-x86, thanks!