From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-8.7 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 44951C4338F for ; Mon, 2 Aug 2021 09:45:27 +0000 (UTC) Received: from phobos.denx.de (phobos.denx.de [85.214.62.61]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 3D4C660E97 for ; Mon, 2 Aug 2021 09:45:26 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.4.1 mail.kernel.org 3D4C660E97 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=oss.nxp.com Authentication-Results: mail.kernel.org; spf=pass smtp.mailfrom=lists.denx.de Received: from h2850616.stratoserver.net (localhost [IPv6:::1]) by phobos.denx.de (Postfix) with ESMTP id 6C3D68339D; Mon, 2 Aug 2021 11:45:24 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=none (p=none dis=none) header.from=oss.nxp.com Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de Authentication-Results: phobos.denx.de; dkim=pass (1024-bit key; unprotected) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b="CoGGefd7"; dkim-atps=neutral Received: by phobos.denx.de (Postfix, from userid 109) id E3D6C833A4; Mon, 2 Aug 2021 11:45:22 +0200 (CEST) Received: from EUR04-HE1-obe.outbound.protection.outlook.com (mail-he1eur04on0623.outbound.protection.outlook.com [IPv6:2a01:111:f400:fe0d::623]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by phobos.denx.de (Postfix) with ESMTPS id A48878339A for ; Mon, 2 Aug 2021 11:45:18 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=none (p=none dis=none) header.from=oss.nxp.com Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=peng.fan@oss.nxp.com ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=XGfUxB9OCnz9PYAAMXDc03SN8AbmJeYXyXTG5XSrld06XZtJtLPbwL4F4lcIvUD8Ti/fGVKn4dBxd+53t7A202BR+LOiyvkAdTm6P4qcdT4nGN6C6NnBxIL+yM99F5ySI30FWfxhRL83X5PNlhn+FoySfsMZbkL31OiOWKzoypLlX9MCnPHSQWlDcsDO/Hn/kf0zV6tlKFJrThQvLUjrUlB3q6NJ33aAs0mmR3EnXYgDH1o9l/M+0DfWxIt7Tm635JLTrxZrKDuPN5nChrg2QGYwWfq+hzL6iPotriXZ4UqOt5nNkLE26XlUq8ZiGPwOpIedtgQpkJXmfSMSKEaUGg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=HhHHIfYEQDcTjOYTtnGt5VgWxdPAVtwhs+WETIdHtow=; b=VVvOMGuS/Hl0Yjb4XtSy4uRiQm0gN266bFfraKkKYI17cT8CpQwv+egheSPVIVh7xyV/Bsf09e0QsX6Ty6mRmZivOSyBtVJ8bnRUlBuZHouTVDDER3uAse9SMVS7dvmUALmDKvjsEIb8yIKUkDIOOnwoxyocZ+qeR1hiNS24pEmnMHn1ABLZ9Ox6QOBEvDCu/APmXOw9SBDGiYqviWLKxaOhp+19mSpgxJzHr/80CJwyInPzxbFjKTB6APL62IahETQrnsyt3751d4ISt0ecFHBnf8HeauR/kaVmbt/8/+ocWilBQMXUj0Rhk8khbHOO1fg+lAxPi+mUYvQQVocxxw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector2-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=HhHHIfYEQDcTjOYTtnGt5VgWxdPAVtwhs+WETIdHtow=; b=CoGGefd7xiNNluU1G+LiDxWQTRwm8eR7MhyKwTpojVyd+1uMeAnZZC+PuqWUjXMeLyf6J/vOxwMZlce80/EcW5yxGAW3TCgVvgRU5tz1sSCsaATeeGSoPV7+g9kQ+Aodkgz6p6pdmOgi+ht5CyvLK3PNhFKkUmnpxdyeoMYY2+c= Received: from DB6PR0402MB2760.eurprd04.prod.outlook.com (10.172.251.142) by DB8PR04MB6713.eurprd04.prod.outlook.com (20.179.250.141) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4373.21; Mon, 2 Aug 2021 09:45:15 +0000 Received: from DB6PR0402MB2760.eurprd04.prod.outlook.com ([fe80::c445:d742:eb76:86dd]) by DB6PR0402MB2760.eurprd04.prod.outlook.com ([fe80::c445:d742:eb76:86dd%9]) with mapi id 15.20.4373.026; Mon, 2 Aug 2021 09:45:14 +0000 From: "Peng Fan (OSS)" To: "Peng Fan (OSS)" , "sbabic@denx.de" , "festevam@gmail.com" CC: dl-uboot-imx , "u-boot@lists.denx.de" Subject: RE: [PATCH V4 00/44] imx: add i.MX8ULP support Thread-Topic: [PATCH V4 00/44] imx: add i.MX8ULP support Thread-Index: AQHXfjZZJ0pjnwQ5uEqZNTZMknnv1atgCbyQ Date: Mon, 2 Aug 2021 09:45:14 +0000 Message-ID: References: <20210721141725.23346-1-peng.fan@oss.nxp.com> In-Reply-To: <20210721141725.23346-1-peng.fan@oss.nxp.com> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: authentication-results: oss.nxp.com; dkim=none (message not signed) header.d=none;oss.nxp.com; dmarc=none action=none header.from=oss.nxp.com; x-ms-exchange-messagesentrepresentingtype: 1 x-ms-publictraffictype: Email x-ms-office365-filtering-correlation-id: cb0cdfb3-45c0-4f1d-b5ea-08d9559a3ace x-ms-traffictypediagnostic: DB8PR04MB6713: x-ms-exchange-sharedmailbox-routingagent-processed: True x-ms-exchange-transport-forked: True x-microsoft-antispam-prvs: x-ms-oob-tlc-oobclassifiers: OLM:8882; x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: mDAUGpBlsMAWX9rOC443EqcpBjwwXKh0W3M28wHOQ1+PHY0NL6NrRq1SzvkQS/3hCENItLm6fnirb4VlJsslRLOJe630uy55m8dd21jD+Nn/IlrNzwxoUvHrmV3XK0jghOt1roNGuJzbKaZl2DvL3UB8jK1H0U4tKLe9Ej476FPR5cq04HWEmvpNRNzxcaqawG4lCAOVJzPk2M+z5GU4PqoCGMUeVwn1gRSQry+zHt/JoO+sEJgo8gFAednl9O7fMcc0RPRDSOTuIoDX+yULkYgykjM5E28BqQpFQo4BMX8y/5r/SjFDn0dAdM5hZhba9bAdOJS5uoOqMvKEkmdHSN/pOSm+9CvozJsCXNFATeI2WW03T8kDJcBBWiEpbwFYe+JI0vJTCfBVBHS9uHeCV2cbSqDlGKI1w9y7fq89/O/RBi1LwHBr1toGJmyyA/ooIK79cygGU6uBOMRykiq9zWNdswArT2tWi+pYg1OZG8SyvtnnkK0CresvakV0Z9Hmqoq+Q6CI4adx9AYcZD9nsUk1WqA6J/vNzR7CasklACbXJMU7bROGXwXrgzJnLzntDFymrj6B/ixbc98wmmdwTy+e2s5YqSc9sxT7l33rA9jdRC2+ejMYIH8a9Z53hoDzcsaspR+3sV+tf2U2aMdAxmnGC0cUdSGU5cwcb755BehcUlH4HY5aomk/E3IJgWIbuFxCp6sD5zUoeDvxpFpHeg== x-forefront-antispam-report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:DB6PR0402MB2760.eurprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(4636009)(366004)(376002)(39860400002)(396003)(346002)(136003)(26005)(186003)(8936002)(110136005)(54906003)(66476007)(83380400001)(76116006)(64756008)(66556008)(66446008)(33656002)(55016002)(30864003)(4326008)(66946007)(2906002)(52536014)(6506007)(9686003)(38070700005)(5660300002)(316002)(8676002)(38100700002)(86362001)(71200400001)(122000001)(478600001)(7696005); DIR:OUT; SFP:1101; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?us-ascii?Q?KYJFsvD+1k4Xdd5K72zKBu/TKs1/CfgEeZC52M4+hH8YyVxQCckmjRyjoGZd?= =?us-ascii?Q?B5L4lXjQB85qQ2bzjEHn6HMkj1ESbLsSzEPWaEtW4Qr5K56VbhTF6LBlE6DK?= =?us-ascii?Q?aankWeVMSFdAOcz9aamcDkRKh0kRJrXucdCoQ0ddZVo1peMXOqA8cvkP+2vN?= =?us-ascii?Q?ZpLFNK217gbPz/aG5xsXS/zQjETmxwknnsUsWZlEvZd+DYz85SwDqxtE5YI9?= =?us-ascii?Q?i60BK6psEv94L4bBOk7Gus8rz1Cz8dLNjwVU8zxsb+TiBB3KoXqAMqtRZLE/?= =?us-ascii?Q?JWRhxoaEPbqGvVuBSMjT7joqLl6QzRpO+GTcXhWWRbNaVuPp7/PWEgZ+s9IY?= =?us-ascii?Q?JdY4jxNkfJsHLp5LFcY0FRpgrrTLnmWBT2vFgjaE7S8bshUhKuAMSnWQVloV?= =?us-ascii?Q?eZgEV0dxVLFJYtKVgJRFyPb64K2kVxMZY8LoDhHy65e+1fCZflk8pB1m47AM?= =?us-ascii?Q?L/fh9U76lEeRfVa9zUIBgjBuOOjx/thIOixi6J3bKiE29uKojCZoaRSoabls?= =?us-ascii?Q?wEKkh/FzHpv0NZCBjElvMDFaGDWoRQd/my/s1ZVs1XbDsw7r0RsSYyNAfmCO?= =?us-ascii?Q?C7VscSci+egq6bz4PmGxF8xwHFK/NH2T/owtByruIdXILMapHCwwnP5At1ae?= =?us-ascii?Q?e7qKxkpZlK0JFgJWLM6zULB0BQZodMRhyHF96p7VLMevvvCHHH+Vk8uXwGPb?= =?us-ascii?Q?oYvyLL2QWf7UBrQgnlrDapUFqgPCOK4F1g1UF8StRQwuDeSQ+5tblkZGI4aX?= =?us-ascii?Q?aqnQn+UMl3SUn4MIKuNF4XR0xNyzeoczdb8o0uCVmNc+3m9fWmYaKhn0ed4W?= =?us-ascii?Q?R6SlzROYuJI9EMVrk4cGDB9hN3qYzCkRN/doB7lIFwj2GfnwkKiU2OlzAFGs?= =?us-ascii?Q?T4qIUrfqQgGJqxWcW5KBO9lIu4YFSR4/s8MkeIC+nrBAxJ/u97H2gsHRnfjS?= =?us-ascii?Q?bV8Yu1m5x6quhH0lyGJxK4TNZQ58fP7SPFGoiGhYmhxTM/l5xl3RipOGQWUJ?= =?us-ascii?Q?WmAmxbAlTbesleeIajxO4S1/rvDCccidujywpFwxOAkQMa4EM9xpiyMRGUCb?= =?us-ascii?Q?UdYswRQ3FG2yjnPU5LmnoJgq3s+89PSqGqfgm/5oh52PJ5c9NYfm9GNWpN/M?= =?us-ascii?Q?n4zUTkZFAVd8HyIKHo6ZMNn4Zx8tbbA+/llZcrv7jU79lmgc/rWPbxc3r4q0?= =?us-ascii?Q?Z7aCcAwJ8i8/o1C5sHF24ycZ8lR3aFRUNmycChGUJMLewr1Vgn4MwZhXdOKt?= =?us-ascii?Q?lHjOWXhIEjeYSSmTC1vxpnSCNYV9//rISDIyW2zhWv86LIU54kn/3ScoO+Tc?= =?us-ascii?Q?vgau061/gGa61CiB8c3VPPXd?= Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: DB6PR0402MB2760.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: cb0cdfb3-45c0-4f1d-b5ea-08d9559a3ace X-MS-Exchange-CrossTenant-originalarrivaltime: 02 Aug 2021 09:45:14.8336 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: aMFheVevY0msWy6Es4yz9imNaFGP/IWdcfyuxbp6Dy1rWUmeknyhL2RrUUcLxRo16JGldikVD8r2p99TxMwQpw== X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB8PR04MB6713 X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.34 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" X-Virus-Scanned: clamav-milter 0.103.2 at phobos.denx.de X-Virus-Status: Clean Hi Stefano, Do you have time to re-pick this patchset, since the last one set was dropped. Thanks, Peng. > Subject: [PATCH V4 00/44] imx: add i.MX8ULP support >=20 > From: Peng Fan >=20 > V4: > Fix checkpatch errors > Fix some checkpatch warnings, there are still warnings such as pin heade= r > and dts exceed 100. > Tom, Stefano, please see whether you are happy with this patchset. >=20 > V3: > Fix build error which break 8MN, pass buildman for i.MX. > Select GPIO_EXTRA_HEADER for 8ULP to fix build break which caused by > upstream change. > Rebased > Drop 7ULP, since already been picked up. >=20 > V2: > Rebased and test on new revision silicon with upower included. >=20 > The i.MX 8ULP crossover applications processor family brings ultra-low po= wer > processing and advanced integrated security with EdgeLockTM secure > enclave to the intelligent edge. >=20 > It includes an uPower core for handling power related functions. >=20 > This patchset is to add initial support for i.MX8ULP, with core soc funct= ions, > clock, dtsi, and evk board. >=20 > Peng Fan (24): > arm: imx: add i.MX8ULP basic Kconfig option > arm: imx: add i.MX8ULP cpu type and helper > arm: imx: sys_proto: move boot mode define to common header > arm: imx8ulp: support print cpu info > imx: imx8ulp: add get reset cause > arm: imx: basic i.MX8ULP support > arm: imx: parse-container: guard included header files > arm: imx: move container Kconfig under mach-imx > net: fec_mxc: support i.MX8ULP > driver: serial: fsl_lpuart: support i.MX8ULP > arm: imx8ulp: add clock support > drivers: mmc: fsl_esdhc_imx: support i.MX8ULP > arm: imx8ulp: disable wdog3 > arm: imx8ulp: add rdc support > arm: imx8ulp: add trdc release request > arm: imx8ulp: release trdc and assign lpav from RTD to APD > imx8ulp: unify rdc functions > arm: imx8ulp: add dummy imx_get_mac_from_fuse > arm: imx8ulp: add iomuxc support > imx8ulp: soc: correct reset cause > imx8ulp: move struct mu_type to common header > imx8ulp: add upower api support > arm: dts: add i.MX8ULP dtsi > arm: imx: add i.MX8ULP EVK support >=20 > Ye Li (20): > arm: imx8: Move container parser and image to mach-imx common folder > arm: imx8: Move container image header file to mach-imx > arm: imx8ulp: add container support > driver: misc: Add MU and S400 API to communicate with Sentinel > pinctrl: Add pinctrl driver for imx8ulp > arm: imx8ulp: soc: Change to use CMC1 to get bootcfg > arm: imx8ulp: Enable full L2 cache in SPL > arm: imx8ulp: Update the reset vector in u-boot > drivers: misc: s400_api: Update S400_SUCCESS_IND to 0xd6 > drivers: misc: imx8ulp: Add S400 API for image authentication > drivers: misc: imx8ulp: Update S400 API for release RDC > drivers: misc: s400_api: Update API for fuse read and write > arm: imx8ulp: release and configure XRDC at early phase > arm: imx8ulp: Probe the S400 MU device in arch init > arm: iMX8ULP: Add boot device relevant functions > arm: imx8ulp: Allocate DCNANO and MIPI_DSI to AD domain > driver: misc: imx8ulp: Add fuse driver for imx8ulp > imx8ulp: Use DGO_GP5 to get boot config > imx8ulp: Add workaround for eMMC boot > ddr: Add DDR driver for iMX8ULP >=20 >=20 > Peng Fan (24): > arm: imx: add i.MX8ULP basic Kconfig option > arm: imx: add i.MX8ULP cpu type and helper > arm: imx: sys_proto: move boot mode define to common header > arm: imx8ulp: support print cpu info > imx: imx8ulp: add get reset cause > arm: imx: basic i.MX8ULP support > arm: imx: parse-container: guard included header files > arm: imx: move container Kconfig under mach-imx > net: fec_mxc: support i.MX8ULP > driver: serial: fsl_lpuart: support i.MX8ULP > arm: imx8ulp: add clock support > drivers: mmc: fsl_esdhc_imx: support i.MX8ULP > arm: imx8ulp: disable wdog3 > arm: imx8ulp: add rdc support > arm: imx8ulp: add trdc release request > arm: imx8ulp: release trdc and assign lpav from RTD to APD > imx8ulp: unify rdc functions > arm: imx8ulp: add dummy imx_get_mac_from_fuse > arm: imx8ulp: add iomuxc support > imx8ulp: soc: correct reset cause > imx8ulp: move struct mu_type to common header > imx8ulp: add upower api support > arm: dts: add i.MX8ULP dtsi > arm: imx: add i.MX8ULP EVK support >=20 > Ye Li (20): > arm: imx8: Move container parser and image to mach-imx common folder > arm: imx8: Move container image header file to mach-imx > arm: imx8ulp: add container support > driver: misc: Add MU and S400 API to communicate with Sentinel > pinctrl: Add pinctrl driver for imx8ulp > arm: imx8ulp: soc: Change to use CMC1 to get bootcfg > arm: imx8ulp: Enable full L2 cache in SPL > arm: imx8ulp: Update the reset vector in u-boot > drivers: misc: s400_api: Update S400_SUCCESS_IND to 0xd6 > drivers: misc: imx8ulp: Add S400 API for image authentication > drivers: misc: imx8ulp: Update S400 API for release RDC > drivers: misc: s400_api: Update API for fuse read and write > arm: imx8ulp: release and configure XRDC at early phase > arm: imx8ulp: Probe the S400 MU device in arch init > arm: iMX8ULP: Add boot device relevant functions > arm: imx8ulp: Allocate DCNANO and MIPI_DSI to AD domain > driver: misc: imx8ulp: Add fuse driver for imx8ulp > imx8ulp: Use DGO_GP5 to get boot config > imx8ulp: Add workaround for eMMC boot > ddr: Add DDR driver for iMX8ULP >=20 > arch/arm/Kconfig | 11 + > arch/arm/Makefile | 4 +- > arch/arm/dts/Makefile | 3 + > arch/arm/dts/imx8ulp-evk-u-boot.dtsi | 40 + > arch/arm/dts/imx8ulp-evk.dts | 223 ++++ > arch/arm/dts/imx8ulp-pinfunc.h | 978 > ++++++++++++++ > arch/arm/dts/imx8ulp.dtsi | 728 +++++++++++ > arch/arm/include/asm/arch-imx/cpu.h | 4 + > arch/arm/include/asm/arch-imx8ulp/cgc.h | 130 ++ > arch/arm/include/asm/arch-imx8ulp/clock.h | 41 + > arch/arm/include/asm/arch-imx8ulp/ddr.h | 38 + > arch/arm/include/asm/arch-imx8ulp/gpio.h | 20 + > arch/arm/include/asm/arch-imx8ulp/imx-regs.h | 162 +++ > .../include/asm/arch-imx8ulp/imx8ulp-pins.h | 60 + > arch/arm/include/asm/arch-imx8ulp/iomux.h | 82 ++ > arch/arm/include/asm/arch-imx8ulp/mu_hal.h | 12 + > arch/arm/include/asm/arch-imx8ulp/pcc.h | 139 ++ > arch/arm/include/asm/arch-imx8ulp/rdc.h | 27 + > arch/arm/include/asm/arch-imx8ulp/s400_api.h | 41 + > arch/arm/include/asm/arch-imx8ulp/sys_proto.h | 19 + > arch/arm/include/asm/arch-imx8ulp/upower.h | 15 + > arch/arm/include/asm/arch-mx7ulp/sys_proto.h | 9 - > arch/arm/include/asm/global_data.h | 5 + > .../asm/{arch-imx8 =3D> mach-imx}/image.h | 2 + > arch/arm/include/asm/mach-imx/sys_proto.h | 13 +- > arch/arm/mach-imx/Kconfig | 15 +- > arch/arm/mach-imx/Makefile | 5 + > arch/arm/mach-imx/cmd_dek.c | 2 +- > .../{imx8/image.c =3D> image-container.c} | 51 +- > arch/arm/mach-imx/imx8/Kconfig | 13 - > arch/arm/mach-imx/imx8/Makefile | 3 - > arch/arm/mach-imx/imx8/ahab.c | 2 +- > arch/arm/mach-imx/imx8ulp/Kconfig | 23 + > arch/arm/mach-imx/imx8ulp/Makefile | 11 + > arch/arm/mach-imx/imx8ulp/cgc.c | 455 +++++++ > arch/arm/mach-imx/imx8ulp/clock.c | 397 ++++++ > arch/arm/mach-imx/imx8ulp/iomux.c | 58 + > arch/arm/mach-imx/imx8ulp/lowlevel_init.S | 26 + > arch/arm/mach-imx/imx8ulp/pcc.c | 449 +++++++ > arch/arm/mach-imx/imx8ulp/rdc.c | 411 ++++++ > arch/arm/mach-imx/imx8ulp/soc.c | 545 ++++++++ > arch/arm/mach-imx/imx8ulp/upower/Makefile | 6 + > arch/arm/mach-imx/imx8ulp/upower/upower_api.c | 486 +++++++ > arch/arm/mach-imx/imx8ulp/upower/upower_api.h | 258 ++++ > arch/arm/mach-imx/imx8ulp/upower/upower_hal.c | 180 +++ > .../arm/mach-imx/{imx8 =3D> }/parse-container.c | 4 +- > arch/arm/mach-imx/spl_imx_romapi.c | 172 ++- > board/freescale/imx8ulp_evk/Kconfig | 14 + > board/freescale/imx8ulp_evk/MAINTAINERS | 6 + > board/freescale/imx8ulp_evk/Makefile | 7 + > board/freescale/imx8ulp_evk/ddr_init.c | 207 +++ > board/freescale/imx8ulp_evk/imx8ulp_evk.c | 67 + > board/freescale/imx8ulp_evk/lpddr4_timing.c | 1159 > +++++++++++++++++ > board/freescale/imx8ulp_evk/spl.c | 105 ++ > configs/imx8ulp_evk_defconfig | 103 ++ > drivers/Makefile | 1 + > drivers/ddr/imx/Kconfig | 1 + > drivers/ddr/imx/imx8ulp/Kconfig | 11 + > drivers/ddr/imx/imx8ulp/Makefile | 9 + > drivers/ddr/imx/imx8ulp/ddr_init.c | 217 +++ > drivers/misc/Makefile | 1 + > drivers/misc/imx8ulp/Makefile | 4 + > drivers/misc/imx8ulp/fuse.c | 198 +++ > drivers/misc/imx8ulp/imx8ulp_mu.c | 234 ++++ > drivers/misc/imx8ulp/s400_api.c | 244 ++++ > drivers/mmc/Kconfig | 2 +- > drivers/mmc/fsl_esdhc_imx.c | 12 +- > drivers/net/Kconfig | 2 +- > drivers/net/fec_mxc.c | 2 +- > drivers/pinctrl/nxp/Kconfig | 14 + > drivers/pinctrl/nxp/Makefile | 1 + > drivers/pinctrl/nxp/pinctrl-imx8ulp.c | 44 + > include/configs/imx8ulp_evk.h | 107 ++ > include/dt-bindings/clock/imx8ulp-clock.h | 247 ++++ > include/fsl_lpuart.h | 2 +- > 75 files changed, 9313 insertions(+), 86 deletions(-) create mode 10064= 4 > arch/arm/dts/imx8ulp-evk-u-boot.dtsi > create mode 100644 arch/arm/dts/imx8ulp-evk.dts create mode 100644 > arch/arm/dts/imx8ulp-pinfunc.h create mode 100644 > arch/arm/dts/imx8ulp.dtsi create mode 100644 > arch/arm/include/asm/arch-imx8ulp/cgc.h > create mode 100644 arch/arm/include/asm/arch-imx8ulp/clock.h > create mode 100644 arch/arm/include/asm/arch-imx8ulp/ddr.h > create mode 100644 arch/arm/include/asm/arch-imx8ulp/gpio.h > create mode 100644 arch/arm/include/asm/arch-imx8ulp/imx-regs.h > create mode 100644 arch/arm/include/asm/arch-imx8ulp/imx8ulp-pins.h > create mode 100644 arch/arm/include/asm/arch-imx8ulp/iomux.h > create mode 100644 arch/arm/include/asm/arch-imx8ulp/mu_hal.h > create mode 100644 arch/arm/include/asm/arch-imx8ulp/pcc.h > create mode 100644 arch/arm/include/asm/arch-imx8ulp/rdc.h > create mode 100644 arch/arm/include/asm/arch-imx8ulp/s400_api.h > create mode 100644 arch/arm/include/asm/arch-imx8ulp/sys_proto.h > create mode 100644 arch/arm/include/asm/arch-imx8ulp/upower.h > rename arch/arm/include/asm/{arch-imx8 =3D> mach-imx}/image.h (95%) > rename arch/arm/mach-imx/{imx8/image.c =3D> image-container.c} (79%) > create mode 100644 arch/arm/mach-imx/imx8ulp/Kconfig create mode > 100644 arch/arm/mach-imx/imx8ulp/Makefile > create mode 100644 arch/arm/mach-imx/imx8ulp/cgc.c create mode > 100644 arch/arm/mach-imx/imx8ulp/clock.c create mode 100644 > arch/arm/mach-imx/imx8ulp/iomux.c create mode 100644 > arch/arm/mach-imx/imx8ulp/lowlevel_init.S > create mode 100644 arch/arm/mach-imx/imx8ulp/pcc.c create mode > 100644 arch/arm/mach-imx/imx8ulp/rdc.c create mode 100644 > arch/arm/mach-imx/imx8ulp/soc.c create mode 100644 > arch/arm/mach-imx/imx8ulp/upower/Makefile > create mode 100644 arch/arm/mach-imx/imx8ulp/upower/upower_api.c > create mode 100644 arch/arm/mach-imx/imx8ulp/upower/upower_api.h > create mode 100644 arch/arm/mach-imx/imx8ulp/upower/upower_hal.c > rename arch/arm/mach-imx/{imx8 =3D> }/parse-container.c (98%) create > mode 100644 board/freescale/imx8ulp_evk/Kconfig > create mode 100644 board/freescale/imx8ulp_evk/MAINTAINERS > create mode 100644 board/freescale/imx8ulp_evk/Makefile > create mode 100644 board/freescale/imx8ulp_evk/ddr_init.c > create mode 100644 board/freescale/imx8ulp_evk/imx8ulp_evk.c > create mode 100644 board/freescale/imx8ulp_evk/lpddr4_timing.c > create mode 100644 board/freescale/imx8ulp_evk/spl.c create mode > 100644 configs/imx8ulp_evk_defconfig create mode 100644 > drivers/ddr/imx/imx8ulp/Kconfig create mode 100644 > drivers/ddr/imx/imx8ulp/Makefile create mode 100644 > drivers/ddr/imx/imx8ulp/ddr_init.c > create mode 100644 drivers/misc/imx8ulp/Makefile create mode 100644 > drivers/misc/imx8ulp/fuse.c create mode 100644 > drivers/misc/imx8ulp/imx8ulp_mu.c create mode 100644 > drivers/misc/imx8ulp/s400_api.c create mode 100644 > drivers/pinctrl/nxp/pinctrl-imx8ulp.c > create mode 100644 include/configs/imx8ulp_evk.h create mode 100644 > include/dt-bindings/clock/imx8ulp-clock.h >=20 > -- > 2.30.0