From: "Wheeler, Daniel" <Daniel.Wheeler@amd.com>
To: "Siqueira, Rodrigo" <Rodrigo.Siqueira@amd.com>,
"amd-gfx@lists.freedesktop.org" <amd-gfx@lists.freedesktop.org>
Cc: "Wentland, Harry" <Harry.Wentland@amd.com>,
"Li, Sun peng (Leo)" <Sunpeng.Li@amd.com>,
"Lakha, Bhawanpreet" <Bhawanpreet.Lakha@amd.com>,
"Siqueira, Rodrigo" <Rodrigo.Siqueira@amd.com>,
"Pillai, Aurabindo" <Aurabindo.Pillai@amd.com>,
"Zhuo, Qingqing" <Qingqing.Zhuo@amd.com>,
"Lipski, Mikita" <Mikita.Lipski@amd.com>,
"Li, Roman" <Roman.Li@amd.com>,
"Jacob, Anson" <Anson.Jacob@amd.com>,
"Lin, Wayne" <Wayne.Lin@amd.com>,
"Wang, Chao-kai (Stylon)" <Stylon.Wang@amd.com>,
"Chiu, Solomon" <Solomon.Chiu@amd.com>,
"Kotarac, Pavle" <Pavle.Kotarac@amd.com>,
"Gutierrez, Agustin" <Agustin.Gutierrez@amd.com>
Subject: RE: [PATCH 00/33] DC Patches October 24, 2020
Date: Mon, 25 Oct 2021 13:07:23 +0000 [thread overview]
Message-ID: <DM6PR12MB352942469801CCA8F03FA0FF9C839@DM6PR12MB3529.namprd12.prod.outlook.com> (raw)
In-Reply-To: <20211024133141.239861-1-Rodrigo.Siqueira@amd.com>
[Public]
Hi all,
This week this patchset was tested on the following systems:
HP Envy 360, with Ryzen 5 4500U, with the following display types: eDP 1080p 60hz, 4k 60hz (via USB-C to DP/HDMI), 1440p 144hz (via USB-C to DP/HDMI), 1680*1050 60hz (via USB-C to DP and then DP to DVI/VGA)
AMD Ryzen 9 5900H, with the following display types: eDP 1080p 60hz, 4k 60hz (via USB-C to DP/HDMI), 1440p 144hz (via USB-C to DP/HDMI), 1680*1050 60hz (via USB-C to DP and then DP to DVI/VGA)
Sapphire Pulse RX5700XT with the following display types:
4k 60hz (via DP/HDMI), 1440p 144hz (via DP/HDMI), 1680*1050 60hz (via DP to DVI/VGA)
Reference AMD RX6800 with the following display types:
4k 60hz (via DP/HDMI and USB-C to DP/HDMI), 1440p 144hz (via USB-C to DP/HDMI and USB-C to DP/HDMI), 1680*1050 60hz (via DP to DVI/VGA)
Included testing using a Startech DP 1.4 MST hub at 2x 4k 60hz, and 3x 1080p 60hz on all systems. Also tested DSC via USB-C to DP DSC Hub with 3x 4k 60hz on Ryzen 9 5900h and Ryzen 5 4500u.
Tested-by: Daniel Wheeler <daniel.wheeler@amd.com>
Thank you,
Dan Wheeler
Technologist | AMD
SW Display
------------------------------------------------------------------------------------------------------------------
1 Commerce Valley Dr E, Thornhill, ON L3T 7X6
Facebook | Twitter | amd.com
-----Original Message-----
From: amd-gfx <amd-gfx-bounces@lists.freedesktop.org> On Behalf Of Rodrigo Siqueira
Sent: October 24, 2021 9:31 AM
To: amd-gfx@lists.freedesktop.org
Cc: Wentland, Harry <Harry.Wentland@amd.com>; Li, Sun peng (Leo) <Sunpeng.Li@amd.com>; Lakha, Bhawanpreet <Bhawanpreet.Lakha@amd.com>; Siqueira, Rodrigo <Rodrigo.Siqueira@amd.com>; Pillai, Aurabindo <Aurabindo.Pillai@amd.com>; Zhuo, Qingqing <Qingqing.Zhuo@amd.com>; Lipski, Mikita <Mikita.Lipski@amd.com>; Li, Roman <Roman.Li@amd.com>; Jacob, Anson <Anson.Jacob@amd.com>; Lin, Wayne <Wayne.Lin@amd.com>; Wang, Chao-kai (Stylon) <Stylon.Wang@amd.com>; Chiu, Solomon <Solomon.Chiu@amd.com>; Kotarac, Pavle <Pavle.Kotarac@amd.com>; Gutierrez, Agustin <Agustin.Gutierrez@amd.com>
Subject: [PATCH 00/33] DC Patches October 24, 2020
This new DC version brings improvements in the following areas:
- Improvements for USB4;
- Isolate FPU code for DCN20, DCN301, and DSC;
- Fixes on Linking training;
- Refactoring some parts of the code, such as PSR;
Thanks
Ahmad Othman (2):
drm/amd/display: Add support for USB4 on C20 PHY for DCN3.1
drm/amd/display: fix a crash on USB4 over C20 PHY
Anson Jacob (2):
drm/amd/display: dcn20_resource_construct reduce scope of FPU enabled
drm/amd/display: Remove unused macros
Anthony Koo (2):
drm/amd/display: [FW Promotion] Release 0.0.89
drm/amd/display: [FW Promotion] Release 0.0.90
Aric Cyr (4):
drm/amd/display: Handle I2C-over-AUX write channel status update
drm/amd/display: 3.2.158
drm/amd/display: Fix 3DLUT skipped programming
drm/amd/display: 3.2.159
Dmytro Laktyushkin (3):
drm/amd/display: clean up dcn31 revision check
drm/amd/display: restyle dcn31 resource header inline with other asics
drm/amd/display: allow windowed mpo + odm
George Shen (2):
drm/amd/display: Implement fixed DP drive settings
drm/amd/display: Add comment for preferred_training_settings
Guo, Bing (2):
drm/amd/display: Get ceiling for v_total calc
drm/amd/display: set Layout properly for 8ch audio at timing
validation
Hansen (1):
drm/amd/display: Set phy_mux_sel bit in dmub scratch register
Jimmy Kizito (1):
drm/amd/display: Add workaround flag for EDID read on certain docks
Lewis Huang (1):
drm/amd/display: Align bw context with hw config when system resume
Martin Leung (1):
drm/amd/display: Manually adjust strobe for DCN303
Meenakshikumar Somasundaram (2):
drm/amd/display: FEC configuration for dpia links
drm/amd/display: FEC configuration for dpia links in MST mode
Michael Strauss (2):
drm/amd/display: Set i2c memory to light sleep during hw init
drm/amd/display: Defer GAMCOR and DSCL power down sequence to vupdate
Qingqing Zhuo (2):
drm/amd/display: move FPU associated DSC code to DML folder
drm/amd/display: move FPU associated DCN301 code to DML folder
Robin Chen (1):
drm/amd/display: dc_link_set_psr_allow_active refactoring
Wenjing Liu (5):
drm/amd/display: adopt DP2.0 LT SCR revision 8
drm/amd/display: implement decide lane settings
drm/amd/display: decouple hw_lane_settings from dpcd_lane_settings
drm/amd/display: add two lane settings training options
drm/amd/display: fix link training regression for 1 or 2 lane
.../gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c | 2 +-
.../display/amdgpu_dm/amdgpu_dm_mst_types.c | 2 +
.../drm/amd/display/amdgpu_dm/amdgpu_dm_psr.c | 10 +-
.../drm/amd/display/dc/bios/bios_parser2.c | 2 +
.../gpu/drm/amd/display/dc/clk_mgr/clk_mgr.c | 16 +-
drivers/gpu/drm/amd/display/dc/core/dc.c | 17 +-
drivers/gpu/drm/amd/display/dc/core/dc_link.c | 118 ++++- .../gpu/drm/amd/display/dc/core/dc_link_ddc.c | 15 +- .../gpu/drm/amd/display/dc/core/dc_link_dp.c | 498 +++++++-----------
.../drm/amd/display/dc/core/dc_link_dpia.c | 57 +-
.../gpu/drm/amd/display/dc/core/dc_resource.c | 14 +-
drivers/gpu/drm/amd/display/dc/dc.h | 23 +-
drivers/gpu/drm/amd/display/dc/dc_dp_types.h | 5 -
drivers/gpu/drm/amd/display/dc/dc_link.h | 13 +-
.../gpu/drm/amd/display/dc/dce/dce_audio.c | 6 +-
drivers/gpu/drm/amd/display/dc/dce/dce_aux.c | 34 +-
.../gpu/drm/amd/display/dc/dce/dce_hwseq.h | 3 +-
drivers/gpu/drm/amd/display/dc/dce/dmub_psr.c | 20 +
drivers/gpu/drm/amd/display/dc/dce/dmub_psr.h | 1 +
.../drm/amd/display/dc/dcn10/dcn10_dpp_dscl.c | 12 +-
.../amd/display/dc/dcn10/dcn10_hw_sequencer.c | 6 +
.../drm/amd/display/dc/dcn20/dcn20_resource.c | 19 +- .../gpu/drm/amd/display/dc/dcn30/dcn30_dpp.c | 14 +
.../drm/amd/display/dc/dcn30/dcn30_dpp_cm.c | 8 +-
.../drm/amd/display/dc/dcn30/dcn30_resource.c | 35 +-
.../gpu/drm/amd/display/dc/dcn301/Makefile | 26 -
.../amd/display/dc/dcn301/dcn301_resource.c | 349 +-----------
.../amd/display/dc/dcn301/dcn301_resource.h | 3 +
.../amd/display/dc/dcn303/dcn303_resource.c | 14 +
.../display/dc/dcn31/dcn31_dio_link_encoder.c | 4 +-
.../drm/amd/display/dc/dcn31/dcn31_hwseq.c | 5 +
.../drm/amd/display/dc/dcn31/dcn31_resource.c | 11 +- .../drm/amd/display/dc/dcn31/dcn31_resource.h | 10 +
drivers/gpu/drm/amd/display/dc/dm_cp_psp.h | 2 +
drivers/gpu/drm/amd/display/dc/dml/Makefile | 6 +
.../amd/display/dc/dml/dcn301/dcn301_fpu.c | 390 ++++++++++++++
.../amd/display/dc/dml/dcn301/dcn301_fpu.h | 42 ++
.../amd/display/dc/{ => dml}/dsc/qp_tables.h | 0
.../drm/amd/display/dc/dml/dsc/rc_calc_fpu.c | 291 ++++++++++ .../drm/amd/display/dc/dml/dsc/rc_calc_fpu.h | 94 ++++
drivers/gpu/drm/amd/display/dc/dsc/Makefile | 29 -
drivers/gpu/drm/amd/display/dc/dsc/rc_calc.c | 259 --------- drivers/gpu/drm/amd/display/dc/dsc/rc_calc.h | 50 +-
.../gpu/drm/amd/display/dc/dsc/rc_calc_dpi.c | 1 -
.../gpu/drm/amd/display/dc/inc/dc_link_dp.h | 16 +-
drivers/gpu/drm/amd/display/dc/inc/hw/dpp.h | 2 +
drivers/gpu/drm/amd/display/dmub/dmub_srv.h | 1 +
.../gpu/drm/amd/display/dmub/inc/dmub_cmd.h | 55 +-
.../gpu/drm/amd/display/dmub/src/dmub_dcn31.c | 2 +
.../gpu/drm/amd/display/dmub/src/dmub_srv.c | 1 +
.../display/include/grph_object_ctrl_defs.h | 1 +
.../amd/display/include/i2caux_interface.h | 3 +
.../amd/display/include/link_service_types.h | 29 +-
.../amd/display/modules/freesync/freesync.c | 15 +-
.../drm/amd/display/modules/inc/mod_hdcp.h | 2 +
55 files changed, 1529 insertions(+), 1134 deletions(-) create mode 100644 drivers/gpu/drm/amd/display/dc/dml/dcn301/dcn301_fpu.c
create mode 100644 drivers/gpu/drm/amd/display/dc/dml/dcn301/dcn301_fpu.h
rename drivers/gpu/drm/amd/display/dc/{ => dml}/dsc/qp_tables.h (100%) create mode 100644 drivers/gpu/drm/amd/display/dc/dml/dsc/rc_calc_fpu.c
create mode 100644 drivers/gpu/drm/amd/display/dc/dml/dsc/rc_calc_fpu.h
--
2.25.1
prev parent reply other threads:[~2021-10-25 13:07 UTC|newest]
Thread overview: 41+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-10-24 13:31 [PATCH 00/33] DC Patches October 24, 2020 Rodrigo Siqueira
2021-10-24 13:31 ` [PATCH 01/33] drm/amd/display: Align bw context with hw config when system resume Rodrigo Siqueira
2021-10-24 13:31 ` [PATCH 02/33] drm/amd/display: dcn20_resource_construct reduce scope of FPU enabled Rodrigo Siqueira
2021-10-24 13:31 ` [PATCH 03/33] drm/amd/display: Get ceiling for v_total calc Rodrigo Siqueira
2021-10-24 13:31 ` [PATCH 04/33] drm/amd/display: dc_link_set_psr_allow_active refactoring Rodrigo Siqueira
2021-10-24 13:31 ` [PATCH 05/33] drm/amd/display: Add support for USB4 on C20 PHY for DCN3.1 Rodrigo Siqueira
2021-10-24 13:31 ` [PATCH 06/33] drm/amd/display: move FPU associated DSC code to DML folder Rodrigo Siqueira
2021-10-24 13:31 ` [PATCH 07/33] drm/amd/display: fix a crash on USB4 over C20 PHY Rodrigo Siqueira
2021-10-24 13:31 ` [PATCH 08/33] drm/amd/display: Set i2c memory to light sleep during hw init Rodrigo Siqueira
2021-10-24 13:31 ` [PATCH 09/33] drm/amd/display: Defer GAMCOR and DSCL power down sequence to vupdate Rodrigo Siqueira
2021-10-24 13:31 ` [PATCH 10/33] drm/amd/display: clean up dcn31 revision check Rodrigo Siqueira
2021-10-24 13:31 ` [PATCH 11/33] drm/amd/display: restyle dcn31 resource header inline with other asics Rodrigo Siqueira
2021-10-24 13:31 ` [PATCH 12/33] drm/amd/display: Implement fixed DP drive settings Rodrigo Siqueira
2021-10-24 13:31 ` [PATCH 13/33] drm/amd/display: Add comment for preferred_training_settings Rodrigo Siqueira
2021-10-24 13:31 ` [PATCH 14/33] drm/amd/display: Handle I2C-over-AUX write channel status update Rodrigo Siqueira
2021-10-24 13:31 ` [PATCH 15/33] drm/amd/display: [FW Promotion] Release 0.0.89 Rodrigo Siqueira
2021-10-24 13:31 ` [PATCH 16/33] drm/amd/display: 3.2.158 Rodrigo Siqueira
2021-10-24 13:31 ` [PATCH 17/33] drm/amd/display: Fix 3DLUT skipped programming Rodrigo Siqueira
2021-10-24 13:31 ` [PATCH 18/33] drm/amd/display: set Layout properly for 8ch audio at timing validation Rodrigo Siqueira
2021-10-24 13:31 ` [PATCH 19/33] drm/amd/display: allow windowed mpo + odm Rodrigo Siqueira
2021-10-24 13:31 ` [PATCH 20/33] drm/amd/display: Remove unused macros Rodrigo Siqueira
2021-10-24 13:31 ` [PATCH 21/33] drm/amd/display: [FW Promotion] Release 0.0.90 Rodrigo Siqueira
2021-10-24 13:31 ` [PATCH 22/33] drm/amd/display: 3.2.159 Rodrigo Siqueira
2021-10-24 13:31 ` [PATCH 23/33] drm/amd/display: Manually adjust strobe for DCN303 Rodrigo Siqueira
2021-10-24 13:31 ` [PATCH 24/33] drm/amd/display: Set phy_mux_sel bit in dmub scratch register Rodrigo Siqueira
2021-10-24 13:31 ` [PATCH 25/33] drm/amd/display: Add workaround flag for EDID read on certain docks Rodrigo Siqueira
2021-10-24 13:31 ` [PATCH 26/33] drm/amd/display: FEC configuration for dpia links Rodrigo Siqueira
2021-10-24 13:31 ` [PATCH 27/33] drm/amd/display: FEC configuration for dpia links in MST mode Rodrigo Siqueira
2021-10-24 13:31 ` [PATCH 28/33] drm/amd/display: adopt DP2.0 LT SCR revision 8 Rodrigo Siqueira
2021-10-24 13:31 ` [PATCH 29/33] drm/amd/display: implement decide lane settings Rodrigo Siqueira
2021-10-24 13:31 ` [PATCH 30/33] drm/amd/display: decouple hw_lane_settings from dpcd_lane_settings Rodrigo Siqueira
2021-10-24 13:31 ` [PATCH 31/33] drm/amd/display: add two lane settings training options Rodrigo Siqueira
2021-10-24 13:31 ` [PATCH 32/33] drm/amd/display: fix link training regression for 1 or 2 lane Rodrigo Siqueira
2021-10-25 11:25 ` Paul Menzel
2021-10-25 13:58 ` Harry Wentland
2021-10-25 14:42 ` Kazlauskas, Nicholas
2021-10-25 15:12 ` Paul Menzel
2021-10-25 15:25 ` Harry Wentland
2021-10-25 14:56 ` Rodrigo Siqueira Jordao
2021-10-24 13:31 ` [PATCH 33/33] drm/amd/display: move FPU associated DCN301 code to DML folder Rodrigo Siqueira
2021-10-25 13:07 ` Wheeler, Daniel [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=DM6PR12MB352942469801CCA8F03FA0FF9C839@DM6PR12MB3529.namprd12.prod.outlook.com \
--to=daniel.wheeler@amd.com \
--cc=Agustin.Gutierrez@amd.com \
--cc=Anson.Jacob@amd.com \
--cc=Aurabindo.Pillai@amd.com \
--cc=Bhawanpreet.Lakha@amd.com \
--cc=Harry.Wentland@amd.com \
--cc=Mikita.Lipski@amd.com \
--cc=Pavle.Kotarac@amd.com \
--cc=Qingqing.Zhuo@amd.com \
--cc=Rodrigo.Siqueira@amd.com \
--cc=Roman.Li@amd.com \
--cc=Solomon.Chiu@amd.com \
--cc=Stylon.Wang@amd.com \
--cc=Sunpeng.Li@amd.com \
--cc=Wayne.Lin@amd.com \
--cc=amd-gfx@lists.freedesktop.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.