From mboxrd@z Thu Jan 1 00:00:00 1970 From: Pragnesh Patel Date: Mon, 11 May 2020 06:06:46 +0000 Subject: [PATCH v8 19/21] sifive: dts: fu540: Enable L2 Cache in U-Boot In-Reply-To: References: <20200509143037.26009-1-pragnesh.patel@sifive.com> <20200509143037.26009-20-pragnesh.patel@sifive.com> Message-ID: List-Id: MIME-Version: 1.0 Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit To: u-boot@lists.denx.de >-----Original Message----- >From: Jagan Teki >Sent: 10 May 2020 20:44 >To: Pragnesh Patel >Cc: U-Boot-Denx ; Atish Patra >; Palmer Dabbelt ; Bin >Meng ; Paul Walmsley ; >Troy Benjegerdes ; Anup Patel >; Sagar Kadam ; Rick Chen > >Subject: Re: [PATCH v8 19/21] sifive: dts: fu540: Enable L2 Cache in U-Boot > >[External Email] Do not click links or attachments unless you recognize the >sender and know the content is safe > >On Sat, May 9, 2020 at 8:02 PM Pragnesh Patel >wrote: >> >> Add L2 cache node to enable cache ways from U-Boot >> >> Signed-off-by: Pragnesh Patel >> Reviewed-by: Bin Meng >> --- >> arch/riscv/dts/fu540-c000-u-boot.dtsi | 4 ++++ >> 1 file changed, 4 insertions(+) >> >> diff --git a/arch/riscv/dts/fu540-c000-u-boot.dtsi b/arch/riscv/dts/fu540- >c000-u-boot.dtsi >> index fc91a7c987..42e43522ed 100644 >> --- a/arch/riscv/dts/fu540-c000-u-boot.dtsi >> +++ b/arch/riscv/dts/fu540-c000-u-boot.dtsi >> @@ -82,3 +82,7 @@ >> &qspi2 { >> u-boot,dm-spl; >> }; >> + >> +&l2cache { >> + status = "okay"; >> +}; > >Squash with next commit. Will update in v9.