All of lore.kernel.org
 help / color / mirror / Atom feed
From: Prabhakar Kushwaha <prabhakar.kushwaha@nxp.com>
To: u-boot@lists.denx.de
Subject: [U-Boot] [PATCHv5 0/8] pci: Add PCIe Gen4 controller driver for NXP Layerscape SoCs
Date: Wed, 22 May 2019 12:32:39 +0000	[thread overview]
Message-ID: <VI1PR0402MB3854D97B257E6612351859A797000@VI1PR0402MB3854.eurprd04.prod.outlook.com> (raw)
In-Reply-To: <20190408101708.23251-1-Zhiqiang.Hou@nxp.com>


> -----Original Message-----
> From: Z.q. Hou
> Sent: Monday, April 8, 2019 3:45 PM
> To: u-boot at lists.denx.de; albert.u.boot at aribaud.net; Priyanka Jain
> <priyanka.jain@nxp.com>; York Sun <york.sun@nxp.com>;
> sriram.dash at nxp.com; yamada.masahiro at socionext.com; Prabhakar
> Kushwaha <prabhakar.kushwaha@nxp.com>; Mingkai Hu
> <mingkai.hu@nxp.com>; M.h. Lian <minghuan.lian@nxp.com>;
> bmeng.cn at gmail.com
> Cc: Z.q. Hou <zhiqiang.hou@nxp.com>
> Subject: [PATCHv5 0/8] pci: Add PCIe Gen4 controller driver for NXP Layerscape
> SoCs
> 
> From: Hou Zhiqiang <Zhiqiang.Hou@nxp.com>
> 
> Add PCIe Gen4 driver for the NXP Layerscape series SoCs.
> Splited the patches of adding MRRS and MPS accessors from this thread.
> 
> Hou Zhiqiang (8):
>   armv8: layerscape: use PCIe address macro to precompile PCIe MMU entry
>   armv8: fsl-layerscpae: correct the PCIe controllers' region size
>   armv8: lx2160a: add MMU table entries for PCIe
>   pci: Add PCIe Gen4 controller driver for NXP Layerscape SoCs
>   kconfig: add dependency PCIE_LAYERSCAPE_GEN4 for FSL_PCIE_COMPAT
>   pci: ls_pcie_g4: add device tree fixups for PCI Stream IDs
>   armv8: lx2160a: add PCIe controller DT nodes
>   armv8: lx2160a: enable PCIe support
> 
>  arch/arm/cpu/armv8/fsl-layerscape/Kconfig     |   2 +-
>  arch/arm/cpu/armv8/fsl-layerscape/cpu.c       |  16 +-
>  arch/arm/dts/fsl-lx2160a.dtsi                 |  85 +++
>  .../arm/include/asm/arch-fsl-layerscape/cpu.h |   9 +
>  .../asm/arch-fsl-layerscape/immap_lsch3.h     |  14 +-
>  configs/lx2160aqds_tfa_SECURE_BOOT_defconfig  |   5 +
>  configs/lx2160aqds_tfa_defconfig              |   6 +
>  configs/lx2160ardb_tfa_SECURE_BOOT_defconfig  |   7 +-
>  configs/lx2160ardb_tfa_defconfig              |   6 +
>  drivers/pci/Kconfig                           |   8 +
>  drivers/pci/Makefile                          |   2 +
>  drivers/pci/pcie_layerscape_gen4.c            | 572 ++++++++++++++++++
>  drivers/pci/pcie_layerscape_gen4.h            | 264 ++++++++
>  drivers/pci/pcie_layerscape_gen4_fixup.c      | 249 ++++++++
>  14 files changed, 1241 insertions(+), 4 deletions(-)  create mode 100644
> drivers/pci/pcie_layerscape_gen4.c
>  create mode 100644 drivers/pci/pcie_layerscape_gen4.h
>  create mode 100644 drivers/pci/pcie_layerscape_gen4_fixup.c

use PCIe address macro for precompile PCIe MMU entry --> modified patch put all CONFIG_SYS_PCIE4_PHYS_ADDR reference to #ifdef CONFIG_SYS_PCIE4_PHYS_ADDR.

This patch-series has been applied to fsl-qoriq master, awaiting upstream

--pk

  parent reply	other threads:[~2019-05-22 12:32 UTC|newest]

Thread overview: 11+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2019-04-08 10:15 [U-Boot] [PATCHv5 0/8] pci: Add PCIe Gen4 controller driver for NXP Layerscape SoCs Z.q. Hou
2019-04-08 10:15 ` [U-Boot] [PATCHv5 1/8] armv8: layerscape: use PCIe address macro to precompile PCIe MMU entry Z.q. Hou
2019-04-08 10:15 ` [U-Boot] [PATCHv5 2/8] armv8: fsl-layerscpae: correct the PCIe controllers' region size Z.q. Hou
2019-04-08 10:15 ` [U-Boot] [PATCHv5 3/8] armv8: lx2160a: add MMU table entries for PCIe Z.q. Hou
2019-04-08 10:15 ` [U-Boot] [PATCHv5 4/8] pci: Add PCIe Gen4 controller driver for NXP Layerscape SoCs Z.q. Hou
2019-04-08 10:15 ` [U-Boot] [PATCHv5 5/8] kconfig: add dependency PCIE_LAYERSCAPE_GEN4 for FSL_PCIE_COMPAT Z.q. Hou
2019-04-08 10:15 ` [U-Boot] [PATCHv5 6/8] pci: ls_pcie_g4: add device tree fixups for PCI Stream IDs Z.q. Hou
2019-04-08 10:15 ` [U-Boot] [PATCHv5 7/8] armv8: lx2160a: add PCIe controller DT nodes Z.q. Hou
2019-04-08 10:16 ` [U-Boot] [PATCHv5 8/8] armv8: lx2160a: enable PCIe support Z.q. Hou
2019-05-22 12:32 ` Prabhakar Kushwaha [this message]
2019-05-22 15:09   ` [U-Boot] [PATCHv5 0/8] pci: Add PCIe Gen4 controller driver for NXP Layerscape SoCs Z.q. Hou

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=VI1PR0402MB3854D97B257E6612351859A797000@VI1PR0402MB3854.eurprd04.prod.outlook.com \
    --to=prabhakar.kushwaha@nxp.com \
    --cc=u-boot@lists.denx.de \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body. 
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.