From: Borislav Petkov <bp@alien8.de>
To: Shubhrajyoti Datta <shubhrajyoti.datta@amd.com>
Cc: linux-edac@vger.kernel.org, git@amd.com,
devicetree@vger.kernel.org, michal.simek@xilinx.com,
rric@kernel.org, james.morse@arm.com, tony.luck@intel.com,
mchehab@kernel.org, robh+dt@kernel.org,
krzysztof.kozlowski@linaro.org
Subject: Re: [PATCH v2 0/2] edac: xilinx: Added EDAC support for Xilinx DDR controller
Date: Tue, 8 Nov 2022 20:07:55 +0100 [thread overview]
Message-ID: <Y2qpC6sk+1Wpde9h@zn.tnic> (raw)
In-Reply-To: <20221107062413.9642-1-shubhrajyoti.datta@amd.com>
On Mon, Nov 07, 2022 at 11:54:11AM +0530, Shubhrajyoti Datta wrote:
>
> The integrated DDR Memory Controllers (DDRMCs) support both DDR4 and LPDDR4/4X
> memory interfaces. It has four programmable NoC interface ports and is designed
> to handle multiple streams of traffic.
>
> Optional external interface reliability include ECC error detection/correction
> and command address parity.
>
> Adding edac support for DDR Memory controller.
Same question as in
https://lore.kernel.org/r/Y2qiRoiYepte/R4W@zn.tnic
How many memory controllers are there in Xilinx boards and how many EDAC
drivers can potentially be needed to run in parallel?
Also, this is an integrated memory controller, ZynqMP OCM is a on-chip
controller. Can we have a single xilinx_edac driver which contains
support for both memory controller types or are they completely
different?
Thx.
--
Regards/Gruss,
Boris.
https://people.kernel.org/tglx/notes-about-netiquette
next prev parent reply other threads:[~2022-11-08 19:08 UTC|newest]
Thread overview: 15+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-11-07 6:24 [PATCH v2 0/2] edac: xilinx: Added EDAC support for Xilinx DDR controller Shubhrajyoti Datta
2022-11-07 6:24 ` [PATCH v2 1/2] dt-bindings: edac: Add bindings for Xilinx Versal EDAC for DDRMC Shubhrajyoti Datta
2022-11-10 9:10 ` (subset) " Krzysztof Kozlowski
2022-11-10 10:01 ` Borislav Petkov
2022-11-10 10:03 ` Krzysztof Kozlowski
2022-11-10 10:55 ` Borislav Petkov
2022-11-10 10:57 ` Krzysztof Kozlowski
2022-11-10 10:59 ` Borislav Petkov
2022-11-10 11:00 ` Krzysztof Kozlowski
2022-11-10 11:07 ` Borislav Petkov
2022-11-10 9:11 ` Krzysztof Kozlowski
2022-11-10 10:05 ` Krzysztof Kozlowski
2022-11-07 6:24 ` [PATCH v2 2/2] edac: xilinx: Added EDAC support for Xilinx DDR controller Shubhrajyoti Datta
2022-11-08 19:07 ` Borislav Petkov [this message]
2022-11-09 12:43 ` [PATCH v2 0/2] " Datta, Shubhrajyoti
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=Y2qpC6sk+1Wpde9h@zn.tnic \
--to=bp@alien8.de \
--cc=devicetree@vger.kernel.org \
--cc=git@amd.com \
--cc=james.morse@arm.com \
--cc=krzysztof.kozlowski@linaro.org \
--cc=linux-edac@vger.kernel.org \
--cc=mchehab@kernel.org \
--cc=michal.simek@xilinx.com \
--cc=robh+dt@kernel.org \
--cc=rric@kernel.org \
--cc=shubhrajyoti.datta@amd.com \
--cc=tony.luck@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.