From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 3D7BBC4332F for ; Tue, 8 Nov 2022 23:11:00 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229913AbiKHXK7 (ORCPT ); Tue, 8 Nov 2022 18:10:59 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:54648 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230048AbiKHXKo (ORCPT ); Tue, 8 Nov 2022 18:10:44 -0500 Received: from mail.skyhub.de (mail.skyhub.de [IPv6:2a01:4f8:190:11c2::b:1457]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 926F422B06; Tue, 8 Nov 2022 15:10:39 -0800 (PST) Received: from zn.tnic (p200300ea9733e7e8329c23fffea6a903.dip0.t-ipconnect.de [IPv6:2003:ea:9733:e7e8:329c:23ff:fea6:a903]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.skyhub.de (SuperMail on ZX Spectrum 128k) with ESMTPSA id DBC121EC03B9; Wed, 9 Nov 2022 00:10:37 +0100 (CET) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=alien8.de; s=dkim; t=1667949037; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version:content-type:content-type: content-transfer-encoding:in-reply-to:in-reply-to: references:references; bh=MzGRpumXAyDorB94qJhH4CdO9wTTZaFcqHTtZT9tz4U=; b=nk03BrMjaQjePwEJbGR3s60Yvw80tchgGtAKXD30v9fkOEMLVfrXEQPMVKFETG8YXdeiL2 1JlyaIARB2hfe2OYC/WEvJrp4csioagXFh1TnpGu+sptEKVJZjyg9FMZYXlkVJ+A8IsMGD CDtPSn4fnuU9WKia1gD3DlDc9mMYHx0= Date: Wed, 9 Nov 2022 00:10:32 +0100 From: Borislav Petkov To: Pawan Gupta Cc: Thomas Gleixner , Ingo Molnar , Dave Hansen , x86@kernel.org, "H. Peter Anvin" , "Rafael J. Wysocki" , Pavel Machek , Andrew Cooper , hdegoede@redhat.com, linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org, Daniel Sneddon , antonio.gomez.iglesias@linux.intel.com Subject: Re: [PATCH 2/3] x86/cpu/amd: Add feature bit for MSR_AMD64_LS_CFG enumeration Message-ID: References: <034c7f5ac243ee7b40ba1a8cc3f9b10b1e380674.1663025154.git.pawan.kumar.gupta@linux.intel.com> <20221108225141.aikng7veemp25p62@desk> MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Disposition: inline In-Reply-To: <20221108225141.aikng7veemp25p62@desk> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tue, Nov 08, 2022 at 02:51:41PM -0800, Pawan Gupta wrote: > Looking at bsp_init_amd() this feature bit will only be set on AMD > families 0x15-0x17. Andrew mentioned that the MSR LS_CFG is present on > AMD family >= 0x10 && family <= 0x18. Do you need to save that MSR on those families? Or do 0x15-0x18 suffice? Yes, 0x18 because that's Hygon and that does its own detection. So, do you need to save it on families 0x10-0x14? -- Regards/Gruss, Boris. https://people.kernel.org/tglx/notes-about-netiquette