All of lore.kernel.org
 help / color / mirror / Atom feed
From: "Ville Syrjälä" <ville.syrjala@linux.intel.com>
To: Jani Nikula <jani.nikula@intel.com>
Cc: Dave Airlie <airlied@redhat.com>, intel-gfx@lists.freedesktop.org
Subject: Re: [Intel-gfx] [PATCH v12 8/8] drm/i915: move ddi pll state get to dpll mgr
Date: Fri, 5 Feb 2021 22:36:17 +0200	[thread overview]
Message-ID: <YB2sQX8VgJ9MH8lh@intel.com> (raw)
In-Reply-To: <YB1fmmHXYdg/A8iK@intel.com>

On Fri, Feb 05, 2021 at 05:09:14PM +0200, Ville Syrjälä wrote:
> On Fri, Feb 05, 2021 at 04:48:43PM +0200, Jani Nikula wrote:
> > From: Dave Airlie <airlied@redhat.com>
> > 
> > This just migrates the hsw+ code to a better place.
> > 
> > Signed-off-by: Dave Airlie <airlied@redhat.com>
> > Signed-off-by: Jani Nikula <jani.nikula@intel.com>
> > ---
> >  drivers/gpu/drm/i915/display/intel_display.c  | 219 +----------------
> >  drivers/gpu/drm/i915/display/intel_dpll_mgr.c | 223 ++++++++++++++++++
> >  drivers/gpu/drm/i915/display/intel_dpll_mgr.h |   2 +
> >  3 files changed, 226 insertions(+), 218 deletions(-)
> > 
> > diff --git a/drivers/gpu/drm/i915/display/intel_display.c b/drivers/gpu/drm/i915/display/intel_display.c
> > index beed08c00b6c..f7c1f036d38f 100644
> > --- a/drivers/gpu/drm/i915/display/intel_display.c
> > +++ b/drivers/gpu/drm/i915/display/intel_display.c
> > @@ -6520,212 +6520,6 @@ static bool ilk_get_pipe_config(struct intel_crtc *crtc,
> >  	return ret;
> >  }
> >  
> > -static void dg1_get_ddi_pll(struct drm_i915_private *dev_priv, enum port port,
> > -			    struct intel_crtc_state *pipe_config)
> > -{
> > -	enum icl_port_dpll_id port_dpll_id = ICL_PORT_DPLL_DEFAULT;
> > -	enum phy phy = intel_port_to_phy(dev_priv, port);
> > -	struct icl_port_dpll *port_dpll;
> > -	struct intel_shared_dpll *pll;
> > -	enum intel_dpll_id id;
> > -	bool pll_active;
> > -	u32 clk_sel;
> > -
> > -	clk_sel = intel_de_read(dev_priv, DG1_DPCLKA_CFGCR0(phy)) & DG1_DPCLKA_CFGCR0_DDI_CLK_SEL_MASK(phy);
> > -	id = DG1_DPCLKA_CFGCR0_DDI_CLK_SEL_DPLL_MAP(clk_sel, phy);
> 
> Hmm. Since this mostly about DPCLKA_CFGCR/PORT_CLK_SEL/etc.
> I think intel_ddi.c would the more approriate place, especially
> when considering my recent DDI clock routing refactoring.
> I guess we could even consider intel_ddi_clock.c or
> somesuch to stuff all of it into. Now I'm also tempted
> to turn this stuff into vfuncs as well, to partner up
> with the new encoder->{enable,disable}_clock().

Temptation turned into code. I think I have a decent way forward
with this idea on top of my other refactorings, so I'd just drop
this patch.

-- 
Ville Syrjälä
Intel
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

  reply	other threads:[~2021-02-05 20:36 UTC|newest]

Thread overview: 18+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2021-02-05 14:48 [Intel-gfx] [PATCH v12 0/8] drm/i915: refactor intel_display.c + a bit more Jani Nikula
2021-02-05 14:48 ` [Intel-gfx] [PATCH v12 1/8] drm/i915: migrate skl planes code new file (v5) Jani Nikula
2021-02-05 15:01   ` Ville Syrjälä
2021-02-05 14:48 ` [Intel-gfx] [PATCH v12 2/8] drm/i915: move pipe update code into crtc. (v2) Jani Nikula
2021-02-05 14:48 ` [Intel-gfx] [PATCH v12 3/8] drm/i915: split fb scalable checks into g4x and skl versions Jani Nikula
2021-02-05 14:48 ` [Intel-gfx] [PATCH v12 4/8] drm/i915: move is_ccs_modifier to an inline Jani Nikula
2021-02-05 14:48 ` [Intel-gfx] [PATCH v12 5/8] drm/i915: migrate pll enable/disable code to intel_dpll.[ch] Jani Nikula
2021-02-05 14:48 ` [Intel-gfx] [PATCH v12 6/8] drm/i915: migrate i9xx plane get config Jani Nikula
2021-02-05 14:48 ` [Intel-gfx] [PATCH v12 7/8] drm/i915: refactor skylake scaler code into new file Jani Nikula
2021-02-05 15:04   ` Ville Syrjälä
2021-02-05 14:48 ` [Intel-gfx] [PATCH v12 8/8] drm/i915: move ddi pll state get to dpll mgr Jani Nikula
2021-02-05 15:09   ` Ville Syrjälä
2021-02-05 20:36     ` Ville Syrjälä [this message]
2021-02-08 10:18       ` Jani Nikula
2021-02-05 20:27 ` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915: refactor intel_display.c + a bit more (rev2) Patchwork
2021-02-05 20:29 ` [Intel-gfx] ✗ Fi.CI.SPARSE: " Patchwork
2021-02-05 20:58 ` [Intel-gfx] ✓ Fi.CI.BAT: success " Patchwork
2021-02-06  7:41 ` [Intel-gfx] ✓ Fi.CI.IGT: " Patchwork

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=YB2sQX8VgJ9MH8lh@intel.com \
    --to=ville.syrjala@linux.intel.com \
    --cc=airlied@redhat.com \
    --cc=intel-gfx@lists.freedesktop.org \
    --cc=jani.nikula@intel.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.