From: Bjorn Andersson <bjorn.andersson@linaro.org> To: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org> Cc: lorenzo.pieralisi@arm.com, robh@kernel.org, bhelgaas@google.com, linux-arm-msm@vger.kernel.org, linux-pci@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Siddartha Mohanadoss <smohanad@codeaurora.org> Subject: Re: [PATCH v2 2/3] PCI: dwc: Add Qualcomm PCIe Endpoint controller driver Date: Thu, 10 Jun 2021 23:28:49 -0500 [thread overview] Message-ID: <YMLmgQ2hWAxj+vuy@builder.lan> (raw) In-Reply-To: <20210609085152.GB15118@thinkpad> On Wed 09 Jun 03:51 CDT 2021, Manivannan Sadhasivam wrote: > On Sat, Jun 05, 2021 at 10:07:15PM -0500, Bjorn Andersson wrote: > > On Thu 03 Jun 05:38 CDT 2021, Manivannan Sadhasivam wrote: > > > diff --git a/drivers/pci/controller/dwc/pcie-qcom-ep.c b/drivers/pci/controller/dwc/pcie-qcom-ep.c [..] > > > +static irqreturn_t qcom_pcie_ep_perst_threaded_irq(int irq, void *data) > > > +{ > > > + struct qcom_pcie_ep *pcie_ep = data; > > > + struct dw_pcie *pci = &pcie_ep->pci; > > > + struct device *dev = pci->dev; > > > + u32 perst; > > > + > > > + perst = gpiod_get_value(pcie_ep->reset); > > > + > > > + if (perst) { > > > + /* Start link training */ > > > + dev_info(dev, "PERST de-asserted by host. Starting link training!\n"); > > > + qcom_pcie_establish_link(pci); > > > + } else { > > > + /* Shutdown the link if the link is already on */ > > > + dev_info(dev, "PERST asserted by host. Shutting down the PCIe link!\n"); > > > + qcom_pcie_disable_link(pci); > > > + } > > > + > > > + /* Set trigger type based on the next expected value of perst gpio */ > > > + irq_set_irq_type(gpiod_to_irq(pcie_ep->reset), > > > + (perst ? IRQF_TRIGGER_LOW : IRQF_TRIGGER_HIGH)); > > > > Looks like you're manually implementing edge triggering, is there any > > reason for that? EDGE_BOTH seems to do the same thing... > > > > PERST is a level based signal, so I don't think we can use EDGE_BOTH here. > Afaict it's just a gpio and you define if the hardware should fire of interrupts given its level or if it should detect transitions. That said, if the gpio is already high when registering the irq handler there's no transition. > > > + > > > + return IRQ_HANDLED; > > > +} [..] > > > +static struct platform_driver qcom_pcie_ep_driver = { > > > + .probe = qcom_pcie_ep_probe, > > > + .driver = { > > > + .name = "qcom-pcie-ep", > > > > Skip the indentation of the '='. > > > > > + .suppress_bind_attrs = true, > > > > Why do we suppress_bind_attrs? > > > > This driver doesn't support remove() callback and I don't think it is necessary > for this platform driver. So this flag is here to prevent unbind from sysfs. > Right, that part makes sense. But do you know why this is, why it's not possible to have the PCI controller built as a module? (GKI should want this). Regards, Bjorn
next prev parent reply other threads:[~2021-06-11 4:29 UTC|newest] Thread overview: 17+ messages / expand[flat|nested] mbox.gz Atom feed top 2021-06-03 10:38 [PATCH v2 0/3] Add Qualcomm PCIe Endpoint driver support Manivannan Sadhasivam 2021-06-03 10:38 ` [PATCH v2 1/3] dt-bindings: pci: Add devicetree binding for Qualcomm PCIe EP controller Manivannan Sadhasivam 2021-06-06 3:13 ` Bjorn Andersson 2021-06-10 21:46 ` Rob Herring 2021-06-03 10:38 ` [PATCH v2 2/3] PCI: dwc: Add Qualcomm PCIe Endpoint controller driver Manivannan Sadhasivam 2021-06-05 22:02 ` Stanimir Varbanov 2021-06-09 5:20 ` Manivannan Sadhasivam 2021-06-06 3:07 ` Bjorn Andersson 2021-06-09 8:51 ` Manivannan Sadhasivam 2021-06-11 4:28 ` Bjorn Andersson [this message] 2021-06-11 4:44 ` Manivannan Sadhasivam 2021-06-16 18:23 ` Manivannan Sadhasivam 2021-06-15 21:40 ` Rob Herring 2021-06-15 21:57 ` Bjorn Andersson 2021-06-15 22:20 ` Rob Herring 2021-06-15 22:58 ` Bjorn Andersson 2021-06-03 10:38 ` [PATCH v2 3/3] MAINTAINERS: Add entry for Qualcomm PCIe Endpoint driver and binding Manivannan Sadhasivam
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=YMLmgQ2hWAxj+vuy@builder.lan \ --to=bjorn.andersson@linaro.org \ --cc=bhelgaas@google.com \ --cc=devicetree@vger.kernel.org \ --cc=linux-arm-msm@vger.kernel.org \ --cc=linux-kernel@vger.kernel.org \ --cc=linux-pci@vger.kernel.org \ --cc=lorenzo.pieralisi@arm.com \ --cc=manivannan.sadhasivam@linaro.org \ --cc=robh@kernel.org \ --cc=smohanad@codeaurora.org \ --subject='Re: [PATCH v2 2/3] PCI: dwc: Add Qualcomm PCIe Endpoint controller driver' \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: link
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.