From: Bjorn Andersson <bjorn.andersson@linaro.org> To: Rob Herring <robh@kernel.org> Cc: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>, Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>, Bjorn Helgaas <bhelgaas@google.com>, linux-arm-msm <linux-arm-msm@vger.kernel.org>, PCI <linux-pci@vger.kernel.org>, devicetree@vger.kernel.org, "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>, Siddartha Mohanadoss <smohanad@codeaurora.org> Subject: Re: [PATCH v2 2/3] PCI: dwc: Add Qualcomm PCIe Endpoint controller driver Date: Tue, 15 Jun 2021 16:57:28 -0500 [thread overview] Message-ID: <YMkiSDxOhD7jun3x@builder.lan> (raw) In-Reply-To: <CAL_Jsq++bSPiKcgWUr6AJbJfidPNpUSFCtarRGEV4GP7fb8yPw@mail.gmail.com> On Tue 15 Jun 16:40 CDT 2021, Rob Herring wrote: > On Sat, Jun 5, 2021 at 9:07 PM Bjorn Andersson > <bjorn.andersson@linaro.org> wrote: > > > > On Thu 03 Jun 05:38 CDT 2021, Manivannan Sadhasivam wrote: > > > > > Add driver support for Qualcomm PCIe Endpoint controller driver based on > > > the Designware core with added Qualcomm specific wrapper around the > > > core. The driver support is very basic such that it supports only > > > enumeration, PCIe read/write, and MSI. There is no ASPM and PM support > > > for now but these will be added later. > > > > > > The driver is capable of using the PERST# and WAKE# side-band GPIOs for > > > operation and written on top of the DWC PCI framework. > > > > > > Co-developed-by: Siddartha Mohanadoss <smohanad@codeaurora.org> > > > Signed-off-by: Siddartha Mohanadoss <smohanad@codeaurora.org> > > > [mani: restructured the driver and fixed several bugs for upstream] > > > Signed-off-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org> > > > > Really nice to see this working! > > [...] > > > > +static void qcom_pcie_ep_configure_tcsr(struct qcom_pcie_ep *pcie_ep) > > > +{ > > > + writel_relaxed(0x0, pcie_ep->tcsr + TCSR_PCIE_PERST_EN); > > > > Please avoid _relaxed accessor unless there's a strong reason, and if so > > document it. > > Uhhh, what!? That's the wrong way around from what I've ever seen > anyone say. Have you ever looked at the resulting code on arm32 with > OMAP enabled? It's just a memory barrier and an indirect function call > on every access. > > Use readl/writel if you have an ordering requirement WRT DMA, > otherwise use relaxed variants. > That does make sense. Unfortunately I don't know where this started, but I would guess it might have been a reaction to the fact that people where just sprinkling wmb() all over the place to be on the safe side... > > > + writel_relaxed(0x0, pcie_ep->tcsr + TCSR_PERST_SEPARATION_ENABLE); > > > +} > > > + > > [...] > > > > +static struct platform_driver qcom_pcie_ep_driver = { > > > + .probe = qcom_pcie_ep_probe, > > > + .driver = { > > > + .name = "qcom-pcie-ep", > > > > Skip the indentation of the '='. > > > > > + .suppress_bind_attrs = true, > > > > Why do we suppress_bind_attrs? > > Because remove is not handled. > Not handled in Mani's driver, or is this a PCI thing? Regards, Bjorn
next prev parent reply other threads:[~2021-06-15 21:57 UTC|newest] Thread overview: 17+ messages / expand[flat|nested] mbox.gz Atom feed top 2021-06-03 10:38 [PATCH v2 0/3] Add Qualcomm PCIe Endpoint driver support Manivannan Sadhasivam 2021-06-03 10:38 ` [PATCH v2 1/3] dt-bindings: pci: Add devicetree binding for Qualcomm PCIe EP controller Manivannan Sadhasivam 2021-06-06 3:13 ` Bjorn Andersson 2021-06-10 21:46 ` Rob Herring 2021-06-03 10:38 ` [PATCH v2 2/3] PCI: dwc: Add Qualcomm PCIe Endpoint controller driver Manivannan Sadhasivam 2021-06-05 22:02 ` Stanimir Varbanov 2021-06-09 5:20 ` Manivannan Sadhasivam 2021-06-06 3:07 ` Bjorn Andersson 2021-06-09 8:51 ` Manivannan Sadhasivam 2021-06-11 4:28 ` Bjorn Andersson 2021-06-11 4:44 ` Manivannan Sadhasivam 2021-06-16 18:23 ` Manivannan Sadhasivam 2021-06-15 21:40 ` Rob Herring 2021-06-15 21:57 ` Bjorn Andersson [this message] 2021-06-15 22:20 ` Rob Herring 2021-06-15 22:58 ` Bjorn Andersson 2021-06-03 10:38 ` [PATCH v2 3/3] MAINTAINERS: Add entry for Qualcomm PCIe Endpoint driver and binding Manivannan Sadhasivam
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=YMkiSDxOhD7jun3x@builder.lan \ --to=bjorn.andersson@linaro.org \ --cc=bhelgaas@google.com \ --cc=devicetree@vger.kernel.org \ --cc=linux-arm-msm@vger.kernel.org \ --cc=linux-kernel@vger.kernel.org \ --cc=linux-pci@vger.kernel.org \ --cc=lorenzo.pieralisi@arm.com \ --cc=manivannan.sadhasivam@linaro.org \ --cc=robh@kernel.org \ --cc=smohanad@codeaurora.org \ --subject='Re: [PATCH v2 2/3] PCI: dwc: Add Qualcomm PCIe Endpoint controller driver' \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: link
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.