From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 83E0CC433F5 for ; Tue, 23 Nov 2021 15:59:01 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S238582AbhKWQCI (ORCPT ); Tue, 23 Nov 2021 11:02:08 -0500 Received: from foss.arm.com ([217.140.110.172]:55416 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234170AbhKWQCH (ORCPT ); Tue, 23 Nov 2021 11:02:07 -0500 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 4E98C1FB; Tue, 23 Nov 2021 07:58:59 -0800 (PST) Received: from monolith.localdoman (unknown [172.31.20.19]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 6261A3F5A1; Tue, 23 Nov 2021 07:58:56 -0800 (PST) Date: Tue, 23 Nov 2021 16:00:48 +0000 From: Alexandru Elisei To: Reiji Watanabe Cc: Marc Zyngier , kvmarm@lists.cs.columbia.edu, kvm@vger.kernel.org, linux-arm-kernel@lists.infradead.org, James Morse , Suzuki K Poulose , Paolo Bonzini , Will Deacon , Andrew Jones , Peng Liang , Peter Shier , Ricardo Koller , Oliver Upton , Jing Zhang , Raghavendra Rao Anata Subject: Re: [RFC PATCH v3 00/29] KVM: arm64: Make CPU ID registers writable by userspace Message-ID: References: <20211117064359.2362060-1-reijiw@google.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20211117064359.2362060-1-reijiw@google.com> Precedence: bulk List-ID: X-Mailing-List: kvm@vger.kernel.org Hi Reiji, I started reviewing the series, but I ended up being very confused, see below. On Tue, Nov 16, 2021 at 10:43:30PM -0800, Reiji Watanabe wrote: > In KVM/arm64, values of ID registers for a guest are mostly same as > its host's values except for bits for feature that KVM doesn't support > and for opt-in features that userspace didn't configure. Userspace > can use KVM_SET_ONE_REG to a set ID register value, but it fails > if userspace attempts to modify the register value. > > This patch series adds support to allow userspace to modify a value of > ID registers (as long as KVM can support features that are indicated > in the registers) so userspace can have more control of configuring > and unconfiguring features for guests. What not use VCPU features? Isn't that why the field kvm_vcpu_init->features exists in the first place? This cover letter does nothing to explaing why any changes are needed. Do you require finer grained control over certain feature that you cannot get with the 32 * 7 = 224 feature flag bits from kvm_vcpu_init? Does using the ID registers simplify certain aspects of the implementation? Thanks, Alex > > The patch series is for both VHE and non-VHE, except for protected VMs, > which have a different way of configuring ID registers based on its > different requirements [1]. > There was a patch series that tried to achieve the same thing [2]. > A few snippets of codes in this series were inspired by or came from [2]. > > The initial value of ID registers for a vCPU will be the host's value > with bits cleared for unsupported features and for opt-in features that > were not configured. So, the initial value userspace can see (via > KVM_GET_ONE_REG) is the upper limit that can be set for the register. > Any requests to change the value that conflicts with opt-in features' > configuration will fail. > > When a guest tries to use a CPU feature that is not exposed to the guest, > trapping it (to emulate a real CPU's behavior) would generally be a > desirable behavior (when it is possible with no or little side effects). > The later patches in the series add codes for this. Only features that > can be trapped independently will be trapped by this series though. > > This series adds kunit tests for new functions in sys_regs.c (except for > trivial ones), and these tests are enabled with a new configuration > option 'CONFIG_KVM_KUNIT_TEST'. > > The series is based on v5.16-rc1. > > v3: > - Remove ID register consistency checking across vCPUs [Oliver] > - Change KVM_CAP_ARM_ID_REG_WRITABLE to > KVM_CAP_ARM_ID_REG_CONFIGURABLE [Oliver] > - Add KUnit testing for ID register validation and trap initialization. > - Change read_id_reg() to take care of ID_AA64PFR0_EL1.GIC > - Add a helper of read_id_reg() (__read_id_reg()) and use the helper > instead of directly using __vcpu_sys_reg() > - Change not to run kvm_id_regs_consistency_check() and > kvm_vcpu_init_traps() for protected VMs. > - Update selftest to remove test cases for ID register consistency > checking across vCPUs and to add test cases for ID_AA64PFR0_EL1.GIC. > > v2: https://lore.kernel.org/all/20211103062520.1445832-1-reijiw@google.com/ > - Remove unnecessary line breaks. [Andrew] > - Use @params for comments. [Andrew] > - Move arm64_check_features to arch/arm64/kvm/sys_regs.c and > change that KVM specific feature check function. [Andrew] > - Remove unnecessary raz handling from __set_id_reg. [Andrew] > - Remove sys_val field from the initial id_reg_info and add it > in the later patch. [Andrew] > - Call id_reg->init() from id_reg_info_init(). [Andrew] > - Fix cpuid_feature_cap_perfmon_field() to convert 0xf to 0x0 > (and use it in the following patches). > - Change kvm_vcpu_first_run_init to set has_run_once to false > when kvm_id_regs_consistency_check() fails. > - Add a patch to introduce id_reg_info for ID_AA64MMFR0_EL1, > which requires special validity checking for TGran*_2 fields. > - Add patches to introduce id_reg_info for ID_DFR1_EL1 and > ID_MMFR0_EL1, which are required due to arm64_check_features > implementation change. > - Add a new argument, which is a pointer to id_reg_info, for > id_reg_info's validate() > > v1: https://lore.kernel.org/all/20211012043535.500493-1-reijiw@google.com/ > > [1] https://lore.kernel.org/kvmarm/20211010145636.1950948-1-tabba@google.com/ > [2] https://lore.kernel.org/kvm/20201102033422.657391-1-liangpeng10@huawei.com/ > > Reiji Watanabe (29): > KVM: arm64: Add has_reset_once flag for vcpu > KVM: arm64: Save ID registers' sanitized value per vCPU > KVM: arm64: Introduce struct id_reg_info > KVM: arm64: Make ID_AA64PFR0_EL1 writable > KVM: arm64: Make ID_AA64PFR1_EL1 writable > KVM: arm64: Make ID_AA64ISAR0_EL1 writable > KVM: arm64: Make ID_AA64ISAR1_EL1 writable > KVM: arm64: Make ID_AA64MMFR0_EL1 writable > KVM: arm64: Hide IMPLEMENTATION DEFINED PMU support for the guest > KVM: arm64: Make ID_AA64DFR0_EL1 writable > KVM: arm64: Make ID_DFR0_EL1 writable > KVM: arm64: Make ID_DFR1_EL1 writable > KVM: arm64: Make ID_MMFR0_EL1 writable > KVM: arm64: Make MVFR1_EL1 writable > KVM: arm64: Make ID registers without id_reg_info writable > KVM: arm64: Add consistency checking for frac fields of ID registers > KVM: arm64: Introduce KVM_CAP_ARM_ID_REG_CONFIGURABLE capability > KVM: arm64: Add kunit test for ID register validation > KVM: arm64: Use vcpu->arch cptr_el2 to track value of cptr_el2 for VHE > KVM: arm64: Use vcpu->arch.mdcr_el2 to track value of mdcr_el2 > KVM: arm64: Introduce framework to trap disabled features > KVM: arm64: Trap disabled features of ID_AA64PFR0_EL1 > KVM: arm64: Trap disabled features of ID_AA64PFR1_EL1 > KVM: arm64: Trap disabled features of ID_AA64DFR0_EL1 > KVM: arm64: Trap disabled features of ID_AA64MMFR1_EL1 > KVM: arm64: Trap disabled features of ID_AA64ISAR1_EL1 > KVM: arm64: Initialize trapping of disabled CPU features for the guest > KVM: arm64: Add kunit test for trap initialization > KVM: arm64: selftests: Introduce id_reg_test > > Documentation/virt/kvm/api.rst | 8 + > arch/arm64/include/asm/cpufeature.h | 2 +- > arch/arm64/include/asm/kvm_arm.h | 32 + > arch/arm64/include/asm/kvm_host.h | 15 + > arch/arm64/include/asm/sysreg.h | 2 + > arch/arm64/kvm/Kconfig | 11 + > arch/arm64/kvm/arm.c | 12 +- > arch/arm64/kvm/debug.c | 13 +- > arch/arm64/kvm/hyp/vhe/switch.c | 14 +- > arch/arm64/kvm/reset.c | 4 + > arch/arm64/kvm/sys_regs.c | 1265 +++++++++++++++-- > arch/arm64/kvm/sys_regs_test.c | 1109 +++++++++++++++ > include/uapi/linux/kvm.h | 1 + > tools/arch/arm64/include/asm/sysreg.h | 1 + > tools/testing/selftests/kvm/.gitignore | 1 + > tools/testing/selftests/kvm/Makefile | 1 + > .../selftests/kvm/aarch64/id_reg_test.c | 1128 +++++++++++++++ > 17 files changed, 3488 insertions(+), 131 deletions(-) > create mode 100644 arch/arm64/kvm/sys_regs_test.c > create mode 100644 tools/testing/selftests/kvm/aarch64/id_reg_test.c > > -- > 2.34.0.rc1.387.gb447b232ab-goog > From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from mm01.cs.columbia.edu (mm01.cs.columbia.edu [128.59.11.253]) by smtp.lore.kernel.org (Postfix) with ESMTP id EE71DC433EF for ; Tue, 23 Nov 2021 15:59:05 +0000 (UTC) Received: from localhost (localhost [127.0.0.1]) by mm01.cs.columbia.edu (Postfix) with ESMTP id 4D18A4B118; Tue, 23 Nov 2021 10:59:05 -0500 (EST) X-Virus-Scanned: at lists.cs.columbia.edu Received: from mm01.cs.columbia.edu ([127.0.0.1]) by localhost (mm01.cs.columbia.edu [127.0.0.1]) (amavisd-new, port 10024) with ESMTP id yOJp0tHIQiPm; Tue, 23 Nov 2021 10:59:03 -0500 (EST) Received: from mm01.cs.columbia.edu (localhost [127.0.0.1]) by mm01.cs.columbia.edu (Postfix) with ESMTP id 3773E4B1D8; Tue, 23 Nov 2021 10:59:03 -0500 (EST) Received: from localhost (localhost [127.0.0.1]) by mm01.cs.columbia.edu (Postfix) with ESMTP id 2D1274B1CA for ; Tue, 23 Nov 2021 10:59:02 -0500 (EST) X-Virus-Scanned: at lists.cs.columbia.edu Received: from mm01.cs.columbia.edu ([127.0.0.1]) by localhost (mm01.cs.columbia.edu [127.0.0.1]) (amavisd-new, port 10024) with ESMTP id HltnL9u5Q36T for ; Tue, 23 Nov 2021 10:59:00 -0500 (EST) Received: from foss.arm.com (foss.arm.com [217.140.110.172]) by mm01.cs.columbia.edu (Postfix) with ESMTP id 4BC7D4B1A5 for ; Tue, 23 Nov 2021 10:59:00 -0500 (EST) Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 4E98C1FB; Tue, 23 Nov 2021 07:58:59 -0800 (PST) Received: from monolith.localdoman (unknown [172.31.20.19]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 6261A3F5A1; Tue, 23 Nov 2021 07:58:56 -0800 (PST) Date: Tue, 23 Nov 2021 16:00:48 +0000 From: Alexandru Elisei To: Reiji Watanabe Subject: Re: [RFC PATCH v3 00/29] KVM: arm64: Make CPU ID registers writable by userspace Message-ID: References: <20211117064359.2362060-1-reijiw@google.com> MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: <20211117064359.2362060-1-reijiw@google.com> Cc: kvm@vger.kernel.org, Marc Zyngier , Peter Shier , Paolo Bonzini , Will Deacon , kvmarm@lists.cs.columbia.edu, linux-arm-kernel@lists.infradead.org X-BeenThere: kvmarm@lists.cs.columbia.edu X-Mailman-Version: 2.1.14 Precedence: list List-Id: Where KVM/ARM decisions are made List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Errors-To: kvmarm-bounces@lists.cs.columbia.edu Sender: kvmarm-bounces@lists.cs.columbia.edu Hi Reiji, I started reviewing the series, but I ended up being very confused, see below. On Tue, Nov 16, 2021 at 10:43:30PM -0800, Reiji Watanabe wrote: > In KVM/arm64, values of ID registers for a guest are mostly same as > its host's values except for bits for feature that KVM doesn't support > and for opt-in features that userspace didn't configure. Userspace > can use KVM_SET_ONE_REG to a set ID register value, but it fails > if userspace attempts to modify the register value. > > This patch series adds support to allow userspace to modify a value of > ID registers (as long as KVM can support features that are indicated > in the registers) so userspace can have more control of configuring > and unconfiguring features for guests. What not use VCPU features? Isn't that why the field kvm_vcpu_init->features exists in the first place? This cover letter does nothing to explaing why any changes are needed. Do you require finer grained control over certain feature that you cannot get with the 32 * 7 = 224 feature flag bits from kvm_vcpu_init? Does using the ID registers simplify certain aspects of the implementation? Thanks, Alex > > The patch series is for both VHE and non-VHE, except for protected VMs, > which have a different way of configuring ID registers based on its > different requirements [1]. > There was a patch series that tried to achieve the same thing [2]. > A few snippets of codes in this series were inspired by or came from [2]. > > The initial value of ID registers for a vCPU will be the host's value > with bits cleared for unsupported features and for opt-in features that > were not configured. So, the initial value userspace can see (via > KVM_GET_ONE_REG) is the upper limit that can be set for the register. > Any requests to change the value that conflicts with opt-in features' > configuration will fail. > > When a guest tries to use a CPU feature that is not exposed to the guest, > trapping it (to emulate a real CPU's behavior) would generally be a > desirable behavior (when it is possible with no or little side effects). > The later patches in the series add codes for this. Only features that > can be trapped independently will be trapped by this series though. > > This series adds kunit tests for new functions in sys_regs.c (except for > trivial ones), and these tests are enabled with a new configuration > option 'CONFIG_KVM_KUNIT_TEST'. > > The series is based on v5.16-rc1. > > v3: > - Remove ID register consistency checking across vCPUs [Oliver] > - Change KVM_CAP_ARM_ID_REG_WRITABLE to > KVM_CAP_ARM_ID_REG_CONFIGURABLE [Oliver] > - Add KUnit testing for ID register validation and trap initialization. > - Change read_id_reg() to take care of ID_AA64PFR0_EL1.GIC > - Add a helper of read_id_reg() (__read_id_reg()) and use the helper > instead of directly using __vcpu_sys_reg() > - Change not to run kvm_id_regs_consistency_check() and > kvm_vcpu_init_traps() for protected VMs. > - Update selftest to remove test cases for ID register consistency > checking across vCPUs and to add test cases for ID_AA64PFR0_EL1.GIC. > > v2: https://lore.kernel.org/all/20211103062520.1445832-1-reijiw@google.com/ > - Remove unnecessary line breaks. [Andrew] > - Use @params for comments. [Andrew] > - Move arm64_check_features to arch/arm64/kvm/sys_regs.c and > change that KVM specific feature check function. [Andrew] > - Remove unnecessary raz handling from __set_id_reg. [Andrew] > - Remove sys_val field from the initial id_reg_info and add it > in the later patch. [Andrew] > - Call id_reg->init() from id_reg_info_init(). [Andrew] > - Fix cpuid_feature_cap_perfmon_field() to convert 0xf to 0x0 > (and use it in the following patches). > - Change kvm_vcpu_first_run_init to set has_run_once to false > when kvm_id_regs_consistency_check() fails. > - Add a patch to introduce id_reg_info for ID_AA64MMFR0_EL1, > which requires special validity checking for TGran*_2 fields. > - Add patches to introduce id_reg_info for ID_DFR1_EL1 and > ID_MMFR0_EL1, which are required due to arm64_check_features > implementation change. > - Add a new argument, which is a pointer to id_reg_info, for > id_reg_info's validate() > > v1: https://lore.kernel.org/all/20211012043535.500493-1-reijiw@google.com/ > > [1] https://lore.kernel.org/kvmarm/20211010145636.1950948-1-tabba@google.com/ > [2] https://lore.kernel.org/kvm/20201102033422.657391-1-liangpeng10@huawei.com/ > > Reiji Watanabe (29): > KVM: arm64: Add has_reset_once flag for vcpu > KVM: arm64: Save ID registers' sanitized value per vCPU > KVM: arm64: Introduce struct id_reg_info > KVM: arm64: Make ID_AA64PFR0_EL1 writable > KVM: arm64: Make ID_AA64PFR1_EL1 writable > KVM: arm64: Make ID_AA64ISAR0_EL1 writable > KVM: arm64: Make ID_AA64ISAR1_EL1 writable > KVM: arm64: Make ID_AA64MMFR0_EL1 writable > KVM: arm64: Hide IMPLEMENTATION DEFINED PMU support for the guest > KVM: arm64: Make ID_AA64DFR0_EL1 writable > KVM: arm64: Make ID_DFR0_EL1 writable > KVM: arm64: Make ID_DFR1_EL1 writable > KVM: arm64: Make ID_MMFR0_EL1 writable > KVM: arm64: Make MVFR1_EL1 writable > KVM: arm64: Make ID registers without id_reg_info writable > KVM: arm64: Add consistency checking for frac fields of ID registers > KVM: arm64: Introduce KVM_CAP_ARM_ID_REG_CONFIGURABLE capability > KVM: arm64: Add kunit test for ID register validation > KVM: arm64: Use vcpu->arch cptr_el2 to track value of cptr_el2 for VHE > KVM: arm64: Use vcpu->arch.mdcr_el2 to track value of mdcr_el2 > KVM: arm64: Introduce framework to trap disabled features > KVM: arm64: Trap disabled features of ID_AA64PFR0_EL1 > KVM: arm64: Trap disabled features of ID_AA64PFR1_EL1 > KVM: arm64: Trap disabled features of ID_AA64DFR0_EL1 > KVM: arm64: Trap disabled features of ID_AA64MMFR1_EL1 > KVM: arm64: Trap disabled features of ID_AA64ISAR1_EL1 > KVM: arm64: Initialize trapping of disabled CPU features for the guest > KVM: arm64: Add kunit test for trap initialization > KVM: arm64: selftests: Introduce id_reg_test > > Documentation/virt/kvm/api.rst | 8 + > arch/arm64/include/asm/cpufeature.h | 2 +- > arch/arm64/include/asm/kvm_arm.h | 32 + > arch/arm64/include/asm/kvm_host.h | 15 + > arch/arm64/include/asm/sysreg.h | 2 + > arch/arm64/kvm/Kconfig | 11 + > arch/arm64/kvm/arm.c | 12 +- > arch/arm64/kvm/debug.c | 13 +- > arch/arm64/kvm/hyp/vhe/switch.c | 14 +- > arch/arm64/kvm/reset.c | 4 + > arch/arm64/kvm/sys_regs.c | 1265 +++++++++++++++-- > arch/arm64/kvm/sys_regs_test.c | 1109 +++++++++++++++ > include/uapi/linux/kvm.h | 1 + > tools/arch/arm64/include/asm/sysreg.h | 1 + > tools/testing/selftests/kvm/.gitignore | 1 + > tools/testing/selftests/kvm/Makefile | 1 + > .../selftests/kvm/aarch64/id_reg_test.c | 1128 +++++++++++++++ > 17 files changed, 3488 insertions(+), 131 deletions(-) > create mode 100644 arch/arm64/kvm/sys_regs_test.c > create mode 100644 tools/testing/selftests/kvm/aarch64/id_reg_test.c > > -- > 2.34.0.rc1.387.gb447b232ab-goog > _______________________________________________ kvmarm mailing list kvmarm@lists.cs.columbia.edu https://lists.cs.columbia.edu/mailman/listinfo/kvmarm From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 36F3BC433EF for ; Tue, 23 Nov 2021 16:00:30 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:In-Reply-To:MIME-Version:References: Message-ID:Subject:Cc:To:From:Date:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=x29MxEaNNGZ0zIaNVhibs/QlxSOfwEYF8LEFMgUMRIs=; b=ikzaTktVEt1IqG e7NjlI1tDO+3HOfcQYmJPBW/8gRD2nXFOXGTD0WAQPKEqdNUvKL9vhSeZOpDwPlaczQC51RK1jkUo GdCgRVbHw8t1xS3zb/FCJlEBVVTdgkGETwoUg1jnM3oDiMmYBaLes1WWkhbKMDPj2WkYstUx6V4dm PKocCq86iCBaYjUQLYR/nFM01u1zbWNsxIr1/LnDPOJHdfaeCJz9aHEMC8J7BN8FfDJSUXNmnhmz5 SWWaZbXydvqoTepqE2D/R5vo7TRIp20Gc7AV9evLlijDZpwOMCENE+deFAHj14WP+SldHULr17rXx CnwVcjqF0PrcqTHTGB6A==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1mpYCJ-002nJH-Gi; Tue, 23 Nov 2021 15:59:07 +0000 Received: from foss.arm.com ([217.140.110.172]) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1mpYCF-002nHN-29 for linux-arm-kernel@lists.infradead.org; Tue, 23 Nov 2021 15:59:05 +0000 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 4E98C1FB; Tue, 23 Nov 2021 07:58:59 -0800 (PST) Received: from monolith.localdoman (unknown [172.31.20.19]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 6261A3F5A1; Tue, 23 Nov 2021 07:58:56 -0800 (PST) Date: Tue, 23 Nov 2021 16:00:48 +0000 From: Alexandru Elisei To: Reiji Watanabe Cc: Marc Zyngier , kvmarm@lists.cs.columbia.edu, kvm@vger.kernel.org, linux-arm-kernel@lists.infradead.org, James Morse , Suzuki K Poulose , Paolo Bonzini , Will Deacon , Andrew Jones , Peng Liang , Peter Shier , Ricardo Koller , Oliver Upton , Jing Zhang , Raghavendra Rao Anata Subject: Re: [RFC PATCH v3 00/29] KVM: arm64: Make CPU ID registers writable by userspace Message-ID: References: <20211117064359.2362060-1-reijiw@google.com> MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: <20211117064359.2362060-1-reijiw@google.com> X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20211123_075903_241484_FDE5401B X-CRM114-Status: GOOD ( 37.28 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Hi Reiji, I started reviewing the series, but I ended up being very confused, see below. On Tue, Nov 16, 2021 at 10:43:30PM -0800, Reiji Watanabe wrote: > In KVM/arm64, values of ID registers for a guest are mostly same as > its host's values except for bits for feature that KVM doesn't support > and for opt-in features that userspace didn't configure. Userspace > can use KVM_SET_ONE_REG to a set ID register value, but it fails > if userspace attempts to modify the register value. > > This patch series adds support to allow userspace to modify a value of > ID registers (as long as KVM can support features that are indicated > in the registers) so userspace can have more control of configuring > and unconfiguring features for guests. What not use VCPU features? Isn't that why the field kvm_vcpu_init->features exists in the first place? This cover letter does nothing to explaing why any changes are needed. Do you require finer grained control over certain feature that you cannot get with the 32 * 7 = 224 feature flag bits from kvm_vcpu_init? Does using the ID registers simplify certain aspects of the implementation? Thanks, Alex > > The patch series is for both VHE and non-VHE, except for protected VMs, > which have a different way of configuring ID registers based on its > different requirements [1]. > There was a patch series that tried to achieve the same thing [2]. > A few snippets of codes in this series were inspired by or came from [2]. > > The initial value of ID registers for a vCPU will be the host's value > with bits cleared for unsupported features and for opt-in features that > were not configured. So, the initial value userspace can see (via > KVM_GET_ONE_REG) is the upper limit that can be set for the register. > Any requests to change the value that conflicts with opt-in features' > configuration will fail. > > When a guest tries to use a CPU feature that is not exposed to the guest, > trapping it (to emulate a real CPU's behavior) would generally be a > desirable behavior (when it is possible with no or little side effects). > The later patches in the series add codes for this. Only features that > can be trapped independently will be trapped by this series though. > > This series adds kunit tests for new functions in sys_regs.c (except for > trivial ones), and these tests are enabled with a new configuration > option 'CONFIG_KVM_KUNIT_TEST'. > > The series is based on v5.16-rc1. > > v3: > - Remove ID register consistency checking across vCPUs [Oliver] > - Change KVM_CAP_ARM_ID_REG_WRITABLE to > KVM_CAP_ARM_ID_REG_CONFIGURABLE [Oliver] > - Add KUnit testing for ID register validation and trap initialization. > - Change read_id_reg() to take care of ID_AA64PFR0_EL1.GIC > - Add a helper of read_id_reg() (__read_id_reg()) and use the helper > instead of directly using __vcpu_sys_reg() > - Change not to run kvm_id_regs_consistency_check() and > kvm_vcpu_init_traps() for protected VMs. > - Update selftest to remove test cases for ID register consistency > checking across vCPUs and to add test cases for ID_AA64PFR0_EL1.GIC. > > v2: https://lore.kernel.org/all/20211103062520.1445832-1-reijiw@google.com/ > - Remove unnecessary line breaks. [Andrew] > - Use @params for comments. [Andrew] > - Move arm64_check_features to arch/arm64/kvm/sys_regs.c and > change that KVM specific feature check function. [Andrew] > - Remove unnecessary raz handling from __set_id_reg. [Andrew] > - Remove sys_val field from the initial id_reg_info and add it > in the later patch. [Andrew] > - Call id_reg->init() from id_reg_info_init(). [Andrew] > - Fix cpuid_feature_cap_perfmon_field() to convert 0xf to 0x0 > (and use it in the following patches). > - Change kvm_vcpu_first_run_init to set has_run_once to false > when kvm_id_regs_consistency_check() fails. > - Add a patch to introduce id_reg_info for ID_AA64MMFR0_EL1, > which requires special validity checking for TGran*_2 fields. > - Add patches to introduce id_reg_info for ID_DFR1_EL1 and > ID_MMFR0_EL1, which are required due to arm64_check_features > implementation change. > - Add a new argument, which is a pointer to id_reg_info, for > id_reg_info's validate() > > v1: https://lore.kernel.org/all/20211012043535.500493-1-reijiw@google.com/ > > [1] https://lore.kernel.org/kvmarm/20211010145636.1950948-1-tabba@google.com/ > [2] https://lore.kernel.org/kvm/20201102033422.657391-1-liangpeng10@huawei.com/ > > Reiji Watanabe (29): > KVM: arm64: Add has_reset_once flag for vcpu > KVM: arm64: Save ID registers' sanitized value per vCPU > KVM: arm64: Introduce struct id_reg_info > KVM: arm64: Make ID_AA64PFR0_EL1 writable > KVM: arm64: Make ID_AA64PFR1_EL1 writable > KVM: arm64: Make ID_AA64ISAR0_EL1 writable > KVM: arm64: Make ID_AA64ISAR1_EL1 writable > KVM: arm64: Make ID_AA64MMFR0_EL1 writable > KVM: arm64: Hide IMPLEMENTATION DEFINED PMU support for the guest > KVM: arm64: Make ID_AA64DFR0_EL1 writable > KVM: arm64: Make ID_DFR0_EL1 writable > KVM: arm64: Make ID_DFR1_EL1 writable > KVM: arm64: Make ID_MMFR0_EL1 writable > KVM: arm64: Make MVFR1_EL1 writable > KVM: arm64: Make ID registers without id_reg_info writable > KVM: arm64: Add consistency checking for frac fields of ID registers > KVM: arm64: Introduce KVM_CAP_ARM_ID_REG_CONFIGURABLE capability > KVM: arm64: Add kunit test for ID register validation > KVM: arm64: Use vcpu->arch cptr_el2 to track value of cptr_el2 for VHE > KVM: arm64: Use vcpu->arch.mdcr_el2 to track value of mdcr_el2 > KVM: arm64: Introduce framework to trap disabled features > KVM: arm64: Trap disabled features of ID_AA64PFR0_EL1 > KVM: arm64: Trap disabled features of ID_AA64PFR1_EL1 > KVM: arm64: Trap disabled features of ID_AA64DFR0_EL1 > KVM: arm64: Trap disabled features of ID_AA64MMFR1_EL1 > KVM: arm64: Trap disabled features of ID_AA64ISAR1_EL1 > KVM: arm64: Initialize trapping of disabled CPU features for the guest > KVM: arm64: Add kunit test for trap initialization > KVM: arm64: selftests: Introduce id_reg_test > > Documentation/virt/kvm/api.rst | 8 + > arch/arm64/include/asm/cpufeature.h | 2 +- > arch/arm64/include/asm/kvm_arm.h | 32 + > arch/arm64/include/asm/kvm_host.h | 15 + > arch/arm64/include/asm/sysreg.h | 2 + > arch/arm64/kvm/Kconfig | 11 + > arch/arm64/kvm/arm.c | 12 +- > arch/arm64/kvm/debug.c | 13 +- > arch/arm64/kvm/hyp/vhe/switch.c | 14 +- > arch/arm64/kvm/reset.c | 4 + > arch/arm64/kvm/sys_regs.c | 1265 +++++++++++++++-- > arch/arm64/kvm/sys_regs_test.c | 1109 +++++++++++++++ > include/uapi/linux/kvm.h | 1 + > tools/arch/arm64/include/asm/sysreg.h | 1 + > tools/testing/selftests/kvm/.gitignore | 1 + > tools/testing/selftests/kvm/Makefile | 1 + > .../selftests/kvm/aarch64/id_reg_test.c | 1128 +++++++++++++++ > 17 files changed, 3488 insertions(+), 131 deletions(-) > create mode 100644 arch/arm64/kvm/sys_regs_test.c > create mode 100644 tools/testing/selftests/kvm/aarch64/id_reg_test.c > > -- > 2.34.0.rc1.387.gb447b232ab-goog > _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel