From mboxrd@z Thu Jan 1 00:00:00 1970 From: Patrice CHOTARD Date: Tue, 15 May 2018 13:27:54 +0000 Subject: [U-Boot] [PATCH v2] phy: add support for STM32 usb phy controller In-Reply-To: <0849b46f-a605-78fb-3264-df0e8ea07014@denx.de> References: <1524819715-23074-1-git-send-email-patrice.chotard@st.com> <0849b46f-a605-78fb-3264-df0e8ea07014@denx.de> Message-ID: List-Id: MIME-Version: 1.0 Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit To: u-boot@lists.denx.de Hi Marek On 04/27/2018 11:18 AM, Marek Vasut wrote: > On 04/27/2018 11:01 AM, Patrice Chotard wrote: >> This patch adds phy tranceiver driver for STM32 USB PHY >> Controller (usbphyc) that provides dual port High-Speed >> phy for OTG (single port) and EHCI/OHCI host controller >> (two ports). > > Oh, I see. > >> One port of the phy is shared between the two USB controllers >> through a UTMI+ switch. >> >> Signed-off-by: Christophe Kerello >> Signed-off-by: Amelie Delaunay >> Signed-off-by: Patrice Chotard >> --- > > [...] > >> +static int stm32_usbphyc_probe(struct udevice *dev) >> +{ >> + struct stm32_usbphyc *usbphyc = dev_get_priv(dev); >> + struct reset_ctl reset; >> + ofnode node; >> + int i, ret; >> + >> + usbphyc->base = dev_read_addr(dev); >> + if (usbphyc->base == FDT_ADDR_T_NONE) >> + return -EINVAL; >> + >> + /* Enable clock */ >> + ret = clk_get_by_index(dev, 0, &usbphyc->clk); >> + if (ret) >> + return ret; >> + >> + ret = clk_enable(&usbphyc->clk); >> + if (ret) >> + return ret; >> + >> + /* Reset */ >> + ret = reset_get_by_index(dev, 0, &reset); >> + if (!ret) { >> + reset_assert(&reset); >> + udelay(2); >> + reset_deassert(&reset); > > Shouldn't the reset delay be a reset controller property ? > >> + } > > Looks good, > Reviewed-by: Marek Vasut > > Remind me to pick it after the release please. > As you requested to me, can you pick the patch ? Thanks Patrice