From mboxrd@z Thu Jan 1 00:00:00 1970 Return-path: Received: from mga05.intel.com ([192.55.52.43]) by Galois.linutronix.de with esmtps (TLS1.2:DHE_RSA_AES_256_CBC_SHA256:256) (Exim 4.80) (envelope-from ) id 1fDHxy-0006tx-S0 for speck@linutronix.de; Tue, 01 May 2018 01:12:19 +0200 Subject: [MODERATED] Re: [patch V8 05/15] SSB 5 References: <20180430150423.180110059@linutronix.de> <20180430151232.202750431@linutronix.de> From: Tim Chen Message-ID: Date: Mon, 30 Apr 2018 16:12:15 -0700 MIME-Version: 1.0 In-Reply-To: Content-Type: multipart/mixed; boundary="47R8Kfv8fNAbP98ARjQd7tUdUPXCKcxQb"; protected-headers="v1" To: speck@linutronix.de List-ID: This is an OpenPGP/MIME encrypted message (RFC 4880 and 3156) --47R8Kfv8fNAbP98ARjQd7tUdUPXCKcxQb Content-Type: multipart/mixed; boundary="jKd5EulFtbalEvcZoZKtIS0tgzlmaoVf1" --jKd5EulFtbalEvcZoZKtIS0tgzlmaoVf1 Content-Type: text/plain; charset=utf-8 Content-Language: en-US Content-Transfer-Encoding: quoted-printable On 04/30/2018 01:57 PM, speck for Tim Chen wrote: >=20 > The HW folks just gave me a few more CPUs not > susceptible to SSB. >=20 > Thanks. >=20 > Tim >=20 > diff --git a/arch/x86/kernel/cpu/common.c b/arch/x86/kernel/cpu/common.= c > index c3b53bc..9a205aa4 100644 > --- a/arch/x86/kernel/cpu/common.c > +++ b/arch/x86/kernel/cpu/common.c > @@ -930,6 +930,9 @@ static const __initconst struct x86_cpu_id cpu_no_s= pec_store_bypass[] =3D { > { X86_VENDOR_INTEL, 6, INTEL_FAM6_ATOM_CLOVERVIEW }, > { X86_VENDOR_INTEL, 6, INTEL_FAM6_ATOM_CEDARVIEW }, > { X86_VENDOR_INTEL, 6, INTEL_FAM6_ATOM_SILVERMONT1 }, > + { X86_VENDOR_INTEL, 6, INTEL_FAM6_ATOM_SILVERMONT2 }, > + { X86_VENDOR_INTEL, 6, INTEL_FAM6_ATOM_YONAH }, Sorry, fix typo + { X86_VENDOR_INTEL, 6, INTEL_FAM6_CORE_YONAH }, > + { X86_VENDOR_INTEL, 6, INTEL_FAM6_ATOM_MERRIFIELD }, > { X86_VENDOR_INTEL, 6, INTEL_FAM6_ATOM_AIRMONT }, > { X86_VENDOR_INTEL, 6, INTEL_FAM6_XEON_PHI_KNL }, > { X86_VENDOR_INTEL, 6, INTEL_FAM6_XEON_PHI_KNM }, >=20 --jKd5EulFtbalEvcZoZKtIS0tgzlmaoVf1-- --47R8Kfv8fNAbP98ARjQd7tUdUPXCKcxQb--