From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-3.8 required=3.0 tests=HEADER_FROM_DIFFERENT_DOMAINS, INCLUDES_PATCH,MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS autolearn=no autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id C1219C2D0CE for ; Fri, 27 Dec 2019 07:17:53 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id 88C4E2067D for ; Fri, 27 Dec 2019 07:17:53 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726483AbfL0HRw (ORCPT ); Fri, 27 Dec 2019 02:17:52 -0500 Received: from rtits2.realtek.com ([211.75.126.72]:41735 "EHLO rtits2.realtek.com.tw" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726165AbfL0HRw (ORCPT ); Fri, 27 Dec 2019 02:17:52 -0500 Authenticated-By: X-SpamFilter-By: BOX Solutions SpamTrap 5.62 with qID xBR7HPUC005151, This message is accepted by code: ctloc85258 Received: from mail.realtek.com (RTITCAS12.realtek.com.tw[172.21.6.16]) by rtits2.realtek.com.tw (8.15.2/2.57/5.78) with ESMTPS id xBR7HPUC005151 (version=TLSv1.2 cipher=DHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 27 Dec 2019 15:17:26 +0800 Received: from RTEXDAG01.realtek.com.tw (172.21.6.100) by RTITCAS12.realtek.com.tw (172.21.6.16) with Microsoft SMTP Server (TLS) id 14.3.468.0; Fri, 27 Dec 2019 15:17:25 +0800 Received: from RTEXMB03.realtek.com.tw (172.21.6.96) by RTEXDAG01.realtek.com.tw (172.21.6.100) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1779.2; Fri, 27 Dec 2019 15:17:25 +0800 Received: from RTEXMB03.realtek.com.tw ([fe80::71dc:5fb1:bef0:757d]) by RTEXMB03.realtek.com.tw ([fe80::71dc:5fb1:bef0:757d%8]) with mapi id 15.01.1779.005; Fri, 27 Dec 2019 15:17:25 +0800 From: James Tai To: =?utf-8?B?QW5kcmVhcyBGw6RyYmVy?= CC: "mark.rutland@arm.com" , "devicetree@vger.kernel.org" , "linux-realtek-soc@lists.infradead.org" , "linux-kernel@vger.kernel.org" , "robh+dt@kernel.org" , "linux-arm-kernel@lists.infradead.org" , Robin Murphy , Lorenzo Pieralisi Subject: RE: [PATCH 2/2] arm64: dts: realtek: Add RTD1319 SoC and Realtek PymParticle EVB Thread-Topic: [PATCH 2/2] arm64: dts: realtek: Add RTD1319 SoC and Realtek PymParticle EVB Thread-Index: AQHVq0XEDCHB5XuVy0GM835RkHVd06eq2S4AgCLPVoA= Date: Fri, 27 Dec 2019 07:17:25 +0000 Message-ID: References: <20191205082555.22633-1-james.tai@realtek.com> <20191205082555.22633-3-james.tai@realtek.com> <4040ffcf-5c54-fb44-b0a8-ce0c8c21b93f@suse.de> In-Reply-To: <4040ffcf-5c54-fb44-b0a8-ce0c8c21b93f@suse.de> Accept-Language: zh-TW, en-US Content-Language: zh-TW X-MS-Has-Attach: X-MS-TNEF-Correlator: x-originating-ip: [172.21.190.187] Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 MIME-Version: 1.0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org DQpIaSBBbmRyZWFzLA0KDQo+IFRoaXMgaHVuayBpcyBsYWNraW5nIHJ0ZDEzOTUsIHNvIGlzIG5v dCBiYXNlZCBvbiB0aGUgbGF0ZXN0IHBhdGNoZXMgSSBwb3N0ZWQuIEkNCj4gZXhwZWN0IHlvdSB0 byBiZSBkZXZlbG9waW5nIGFnYWluc3QgbGludXgtbmV4dC5naXQgdHJlZSwgYW5kIHdoZW4gdGhl cmUncw0KPiByZWxldmFudCBpbi1mbGlnaHQgcGF0Y2hlcywgeW91J2xsIG5lZWQgdG8gZWl0aGVy IGFwcGx5IG15IHBhdGNoZXMgdmlhIGdpdC1hbSB0bw0KPiB5b3VyIHRyZWUsIG9yIGZvciBjb252 ZW5pZW5jZSB5b3UgY2FuIHVzZSB0aGUgYmVnaW5uaW5nIG9mIG15IChidXQgYmV0dGVyIG5vdA0K PiB0aGUgZnVsbCBleHBlcmltZW50YWwpIHJ0ZDEyOTUtbmV4dCBicmFuY2ggKGdpdC1yZWJhc2Ug LWksIG9yIChjYXJlZnVsISkgZ2l0LXJlc2V0DQo+IC0taGFyZCkuIFllcywgbmVpdGhlciBpcyBz dXBlci1lYXN5Lg0KPiANCg0KSSB3aWxsIHVzZSB5b3VyIHJ0ZDEyOTUtbmV4dCBicmFuY2ggZm9y IGRldmVsb3BtZW50Lg0KDQo+IFNhbWUgYXMgd2l0aCB0aGUgYmluZGluZywgaXQgd291bGQgc2Vl bSBiZXR0ZXIgdG8gbm90IGFkZCB0aGlzIGF0IHRoZSBlbmQsIGV2ZW4NCj4gaWYgaXQncyB5b3Vy IG5ld2VzdCBmYW1pbHkuIENvbnNpZGVyIHRoaXM6IFNvbWVvbmUgZmluZHMgYW4NCj4gUlREMTAz NiBpbiB0aGVpciBob3VzZWhvbGQgYW5kIHdhbnRzIHRvIGNvbnRyaWJ1dGUgYSBwYXRjaCAtIHdo ZXJlIHdvdWxkDQo+IHRoZXkgYWRkIGl0PyBJIGRvbid0IHdhbnQgYWxsIG5ld2x5IGFkZGVkIHN0 dWZmIHRvIGdvIGludG8gdGhlIGJvdHRvbSBvZiB0aGUgZmlsZQ0KPiAodGhlbiBpdCdsbCBiZSBo YXJkIHRvIGZpbmQgYW5kIHBvdGVudGlhbGx5IGNhdXNlcyBjb25mbGljdHMpLCBzbyB3ZSBuZWVk IGEgc3RhYmxlDQo+IHNvcnQgb3JkZXIgd2hlcmUgSSBkb24ndCBuZWVkIHRvIGRvIGhpc3Rvcmlj YWwgcmVzZWFyY2ggb2Ygd2hldGhlciAxMDM2IGlzDQo+IG5ld2VyIG9yIG9sZGVyIHRoYW4gMTE5 NS8xMjk2IHRvIGRldGVybWluZSB3aGVyZSB0byBpbnNlcnQgaXQgaW4gYSBmaWxlLg0KPiBBbHBo YW51bWVyaWNhbCBzb3J0IG9yZGVyIHNlZW1zIHNpbXBsZXN0IHRvIHVuZGVyc3RhbmQgYW5kIGlz IHByb3Zlbg0KPiBlbHNld2hlcmUgdG8gcmVkdWNlIG1lcmdlIGNvbmZsaWN0cy4NCg0KVGhhbmtz IGZvciB5b3VyIGtpbmQgcmVtaW5kZXIuDQoNCj4gPiBkaWZmIC0tZ2l0IGEvYXJjaC9hcm02NC9i b290L2R0cy9yZWFsdGVrL3J0ZDEzMTktcHltcGFydGljbGUuZHRzDQo+ID4gYi9hcmNoL2FybTY0 L2Jvb3QvZHRzL3JlYWx0ZWsvcnRkMTMxOS1weW1wYXJ0aWNsZS5kdHMNCj4gPiBuZXcgZmlsZSBt b2RlIDEwMDY0NA0KPiA+IGluZGV4IDAwMDAwMDAwMDAwMC4uZDhiZmUyMzA0YjcxDQo+ID4gLS0t IC9kZXYvbnVsbA0KPiA+ICsrKyBiL2FyY2gvYXJtNjQvYm9vdC9kdHMvcmVhbHRlay9ydGQxMzE5 LXB5bXBhcnRpY2xlLmR0cw0KPiA+IEBAIC0wLDAgKzEsNDMgQEANCj4gPiArLy8gU1BEWC1MaWNl bnNlLUlkZW50aWZpZXI6IChHUEwtMi4wLW9yLWxhdGVyIE9SIEJTRC0yLUNsYXVzZSkNCj4gPiAr LyoNCj4gPiArICogQ29weXJpZ2h0IChjKSAyMDE5IFJlYWx0ZWsgU2VtaWNvbmR1Y3RvciBDb3Jw Lg0KPiA+ICsgKi8NCj4gPiArDQo+ID4gKy9kdHMtdjEvOw0KPiA+ICsNCj4gPiArI2luY2x1ZGUg InJ0ZDEzMTkuZHRzaSINCj4gPiArDQo+ID4gKy8gew0KPiA+ICsJY29tcGF0aWJsZSA9ICJyZWFs dGVrLHB5bXBhcnRpY2xlIiwgInJlYWx0ZWsscnRkMTMxOSI7DQo+IA0KPiBUaGFua3MsIGNvcnJl Y3Qgb3JkZXIgbm93Lg0KPiANCj4gPiArCW1vZGVsID0gIlJlYWx0ZWsgUHltUGFydGljbGUgRVZC IjsNCj4gPiArDQo+ID4gKwltZW1vcnlAMCB7DQo+ID4gKwkJZGV2aWNlX3R5cGUgPSAibWVtb3J5 IjsNCj4gPiArCQlyZWcgPSA8MHgwIDB4ODAwMDAwMDA+Ow0KPiA+ICsJfTsNCj4gDQo+IE5vISBJ IHVuZGVyc3Rvb2QgUlREMTMxOSBoYXMgdGhlIHNhbWUgYm9vdCBST00gc2l6ZSAxODQgS2lCIGFz IFJURDE2MTksDQo+IHNvIHBsZWFzZSBsb29rIGF0IHRoZSBwYXRjaGVzIEkgcG9zdGVkLCBpbmNs dWRpbmcgZml4IGZvciBSVEQxNjE5IFsxXSwgYW5kIGZpeA0KPiB0aGlzIHlvdXJzZWxmIGhlcmUu IEEgY29tbWVudCBmb3IgaHVtYW5zIHdvdWxkIGFsc28gYmUgbmljZS4NCj4gDQo+IEluIHRoZSBw dWJsaWMgQlBJLU00LWJzcCBjb2RlIEkgc2VlIG9uZSAtcHltcGFydGljbGUtMUdCLkNNQXgyLmR0 cyBmaWxlLg0KPiBJZiB0aGlzIGJvYXJkIGlzIGF2YWlsYWJsZSB3aXRoIGxlc3MgdGhhbiAyIEdp QiBSQU0gdGhlbiBwbGVhc2UgdXNlIHRoZSBsb3dlcg0KPiB2YWx1ZSB0byBiZSBzYWZlIC0geW91 IGNhbiBydW4gYSAyIEdpQiBib2FyZCB3aXRoIDEgR2lCIFJBTSB1c2VkLCBidXQgdXNpbmcNCj4g bW9yZSBSQU0gdGhhbiBhdmFpbGFibGUgd2lsbCBicmVhay4NCj4gDQo+IFsxXSBodHRwczovL3Bh dGNod29yay5rZXJuZWwub3JnL3BhdGNoLzExMjY4OTY5Lw0KPiANCg0KSSB3aWxsIGZpeCBpdCBp biBuZXh0IHZlcnNpb24gcGF0Y2guDQoNCj4gPiArKysgYi9hcmNoL2FybTY0L2Jvb3QvZHRzL3Jl YWx0ZWsvcnRkMTMxOS5kdHNpDQo+ID4gQEAgLTAsMCArMSwxMiBAQA0KPiA+ICsvLyBTUERYLUxp Y2Vuc2UtSWRlbnRpZmllcjogKEdQTC0yLjAtb3ItbGF0ZXIgT1IgQlNELTItQ2xhdXNlKQ0KPiA+ ICsvKg0KPiA+ICsgKiBSZWFsdGVrIFJURDEzMTkgU29DDQo+ID4gKyAqDQo+ID4gKyAqIENvcHly aWdodCAoYykgMjAxOSBSZWFsdGVrIFNlbWljb25kdWN0b3IgQ29ycC4NCj4gPiArICovDQo+ID4g Kw0KPiA+ICsjaW5jbHVkZSAicnRkMTN4eC5kdHNpIg0KPiA+ICsNCj4gPiArLyB7DQo+ID4gKwlj b21wYXRpYmxlID0gInJlYWx0ZWsscnRkMTMxOSI7DQo+ID4gK307DQo+IA0KPiBXaGF0IG90aGVy IGNvbnRlbnRzIGFyZSB5b3UgZXhwZWN0aW5nIHRvIGFkZCBpbiB0aGlzIGZpbGU/DQoNCkkgZXhw ZWN0IGFkZCBVU0IsIFNBVEEsIFBDSUUgYW5kIHNvIG9uLg0KDQo+ID4gKwljcHVzIHsNCj4gPiAr CQkjYWRkcmVzcy1jZWxscyA9IDwxPjsNCj4gPiArCQkjc2l6ZS1jZWxscyA9IDwwPjsNCj4gPiAr DQo+ID4gKwkJY3B1MDogY3B1QDAgew0KPiA+ICsJCQlkZXZpY2VfdHlwZSA9ICJjcHUiOw0KPiA+ ICsJCQljb21wYXRpYmxlID0gImFybSxjb3J0ZXgtYTU1IjsNCj4gPiArCQkJcmVnID0gPDB4MD47 DQo+ID4gKwkJCWVuYWJsZS1tZXRob2QgPSAicHNjaSI7DQo+ID4gKwkJCW5leHQtbGV2ZWwtY2Fj aGUgPSA8JmwyPjsNCj4gPiArCQl9Ow0KPiA+ICsNCj4gPiArCQljcHUxOiBjcHVAMTAwIHsNCj4g PiArCQkJZGV2aWNlX3R5cGUgPSAiY3B1IjsNCj4gPiArCQkJY29tcGF0aWJsZSA9ICJhcm0sY29y dGV4LWE1NSI7DQo+ID4gKwkJCXJlZyA9IDwweDEwMD47DQo+ID4gKwkJCWVuYWJsZS1tZXRob2Qg PSAicHNjaSI7DQo+ID4gKwkJCW5leHQtbGV2ZWwtY2FjaGUgPSA8JmwyPjsNCj4gPiArCQl9Ow0K PiA+ICsNCj4gPiArCQljcHUyOiBjcHVAMjAwIHsNCj4gPiArCQkJZGV2aWNlX3R5cGUgPSAiY3B1 IjsNCj4gPiArCQkJY29tcGF0aWJsZSA9ICJhcm0sY29ydGV4LWE1NSI7DQo+ID4gKwkJCXJlZyA9 IDwweDIwMD47DQo+ID4gKwkJCWVuYWJsZS1tZXRob2QgPSAicHNjaSI7DQo+ID4gKwkJCW5leHQt bGV2ZWwtY2FjaGUgPSA8JmwyPjsNCj4gPiArCQl9Ow0KPiA+ICsNCj4gPiArCQljcHUzOiBjcHVA MzAwIHsNCj4gPiArCQkJZGV2aWNlX3R5cGUgPSAiY3B1IjsNCj4gPiArCQkJY29tcGF0aWJsZSA9 ICJhcm0sY29ydGV4LWE1NSI7DQo+ID4gKwkJCXJlZyA9IDwweDMwMD47DQo+ID4gKwkJCWVuYWJs ZS1tZXRob2QgPSAicHNjaSI7DQo+ID4gKwkJCW5leHQtbGV2ZWwtY2FjaGUgPSA8JmwyPjsNCj4g PiArCQl9Ow0KPiA+ICsNCj4gPiArCQlsMjogbDItY2FjaGUgew0KPiA+ICsJCQljb21wYXRpYmxl ID0gImNhY2hlIjsNCj4gPiArCQl9Ow0KPiANCj4gSSBub3RlIHRoaXMgc2VlbXMgYSBkaWZmZXJl bnQgY2FjaGUgdG9wb2xvZ3kgdGhhbiBSVEQxNjE5Pw0KPiANClllcywgSXQgaXMgZGlmZmVyZW50 IGNhY2hlIHRvcG9sb2d5IHRoYW4gUlREMTYxOS4NClRoZSBSVEQxMzE5IGRvbid0IGhhdmUgYW4g TDMgY2FjaGUuDQoNCj4gPiArCW9zYzI3TTogb3NjIHsNCj4gPiArCQljb21wYXRpYmxlID0gImZp eGVkLWNsb2NrIjsNCj4gPiArCQljbG9jay1mcmVxdWVuY3kgPSA8MjcwMDAwMDA+Ow0KPiA+ICsJ CWNsb2NrLW91dHB1dC1uYW1lcyA9ICJvc2MyN00iOw0KPiANCj4gQlRXIEkgcmVjYWxsIHNlZWlu ZyAib3NjMjdtIiBpbiB5b3VyIGNsayBwYXRjaHNldC4gV2Ugc2hvdWxkIGRlY2lkZSBvbiBvbmUN Cj4gbmFtZSBhbmQgc3RpY2sgd2l0aCBpdCBjb25zaXN0ZW50bHksIGFuZCBJIHRoaW5rIGl0J3Mg YmVzdCB0byBoYXZlIHRoaXMgYXMgYSBub2RlDQo+IGhlcmUgaW4gLmR0c2kgKG9yIGluIC5kdHMp LCBpbiBjYXNlIE9FTXMgZXZlciBjaG9vc2UgdG8gaGF2ZSBpdCBnZW5lcmF0ZWQgYnkNCj4gc29t ZSBvdGhlciBub24tdHJpdmlhbCBJQy4NCg0KSSB1bmRlcnN0YW5kLg0KDQo+ID4gKwkJI2Nsb2Nr LWNlbGxzID0gPDA+Ow0KPiA+ICsJfTsNCj4gPiArDQo+ID4gKwlzb2Mgew0KPiA+ICsJCWNvbXBh dGlibGUgPSAic2ltcGxlLWJ1cyI7DQo+ID4gKwkJI2FkZHJlc3MtY2VsbHMgPSA8MT47DQo+ID4g KwkJI3NpemUtY2VsbHMgPSA8MT47DQo+ID4gKwkJcmFuZ2VzID0gPDB4OTgwMDAwMDAgMHg5ODAw MDAwMCAweDY4MDAwMDAwPjsNCj4gDQo+IE5vISBMYWNraW5nIGEgcmFuZ2UgZm9yIGJvb3QgUk9N LiBBbmQgeW91ciByYW5nZSBpcyBwcm9iYWJseSB0b28gbGFyZ2UgZHVlIHRvDQo+IGhpZ2ggUkFN LiBQbGVhc2Ugc2VlIFsxXSBhbmQgZml4IGZvciBib3RoLiByLWJ1cyByYW5nZXMgYmVsb3cgd291 bGQgaW5kaWNhdGUNCj4gdGhhdCBhYm92ZSBzb2MgcmFuZ2Ugc2hvdWxkIGJlIDB4MDAyMDAwMDAg bG9uZyBvbmx5LCBwbHVzIGV4dHJhIHJhbmdlcyBmb3INCj4gd2hhdGV2ZXIgYmVzaWRlcyByLWJ1 cyBpcyBzaGFkb3dpbmcgUkFNIChlLmcuLCBHSUMpLg0KPiANCg0KSSB3aWxsIGZpeCBpdCBpbiBu ZXh0IHZlcnNpb24gcGF0Y2guDQoNCj4gPiArDQo+ID4gKwkJCXVhcnQwOiBzZXJpYWwwQDc4MDAg ew0KPiA+ICsJCQkJY29tcGF0aWJsZSA9ICJzbnBzLGR3LWFwYi11YXJ0IjsNCj4gPiArCQkJCXJl ZyA9IDwweDc4MDAgMHg0MDA+Ow0KPiA+ICsJCQkJcmVnLXNoaWZ0ID0gPDI+Ow0KPiA+ICsJCQkJ cmVnLWlvLXdpZHRoID0gPDQ+Ow0KPiA+ICsJCQkJaW50ZXJydXB0cyA9IDxHSUNfU1BJIDY4IElS UV9UWVBFX0xFVkVMX0hJR0g+Ow0KPiA+ICsJCQkJY2xvY2stZnJlcXVlbmN5ID0gPDQzMjAwMDAw MD47DQo+ID4gKwkJCQlzdGF0dXMgPSAiZGlzYWJsZWQiOw0KPiA+ICsJCQl9Ow0KPiA+ICsNCj4g PiArCQkJdWFydDE6IHNlcmlhbDFAMWIyMDAgew0KPiA+ICsJCQkJY29tcGF0aWJsZSA9ICJzbnBz LGR3LWFwYi11YXJ0IjsNCj4gPiArCQkJCXJlZyA9IDwweDFiMjAwIDB4NDAwPjsNCj4gPiArCQkJ CXJlZy1zaGlmdCA9IDwyPjsNCj4gPiArCQkJCXJlZy1pby13aWR0aCA9IDw0PjsNCj4gPiArCQkJ CWludGVycnVwdHMgPSA8R0lDX1NQSSA4OSBJUlFfVFlQRV9MRVZFTF9ISUdIPjsNCj4gPiArCQkJ CWNsb2NrLWZyZXF1ZW5jeSA9IDw0MzIwMDAwMDA+Ow0KPiA+ICsJCQkJc3RhdHVzID0gImRpc2Fi bGVkIjsNCj4gPiArCQkJfTsNCj4gPiArDQo+ID4gKwkJCXVhcnQyOiBzZXJpYWwyQDFiNDAwIHsN Cj4gPiArCQkJCWNvbXBhdGlibGUgPSAic25wcyxkdy1hcGItdWFydCI7DQo+ID4gKwkJCQlyZWcg PSA8MHgxYjQwMCAweDQwMD47DQo+ID4gKwkJCQlyZWctc2hpZnQgPSA8Mj47DQo+ID4gKwkJCQly ZWctaW8td2lkdGggPSA8ND47DQo+ID4gKwkJCQlpbnRlcnJ1cHRzID0gPEdJQ19TUEkgOTAgSVJR X1RZUEVfTEVWRUxfSElHSD47DQo+ID4gKwkJCQljbG9jay1mcmVxdWVuY3kgPSA8NDMyMDAwMDAw PjsNCj4gPiArCQkJCXN0YXR1cyA9ICJkaXNhYmxlZCI7DQo+ID4gKwkJCX07DQo+IA0KPiBIZXJl IHlvdSBhcHBlYXIgdG8gaWdub3JlIG15IHBhdGNoZXMgaW50cm9kdWNpbmcgc3lzY29uIGZvciBJ U08gJiBNSVNDIQ0KPiANCj4gU2VlIGh0dHBzOi8vcGF0Y2h3b3JrLmtlcm5lbC5vcmcvY292ZXIv MTEyNjk0NTMvDQoNCkkgd2lsbCBhcHBseSB0aGUgc3lzY29uIGZvciBJU08gJiBNSVNDIGluIG5l eHQgdmVyc2lvbiBwYXRjaC4NCg0KPiA+ICsJCX07DQo+ID4gKw0KPiA+ICsJCWdpYzogaW50ZXJy dXB0LWNvbnRyb2xsZXJAZmYxMDAwMDAgew0KPiA+ICsJCQljb21wYXRpYmxlID0gImFybSxnaWMt djMiOw0KPiA+ICsJCQlyZWcgPSA8MHhmZjEwMDAwMCAweDEwMDAwPiwNCj4gPiArCQkJICAgICAg PDB4ZmYxNDAwMDAgMHhjMDAwMD47DQo+ID4gKwkJCWludGVycnVwdHMgPSA8R0lDX1BQSSA5IElS UV9UWVBFX0xFVkVMX0hJR0g+Ow0KPiA+ICsJCQlpbnRlcnJ1cHQtY29udHJvbGxlcjsNCj4gPiAr CQkJI2ludGVycnVwdC1jZWxscyA9IDwzPjsNCj4gPiArCQl9Ow0KPiA+ICsJfTsNCj4gPiArfTsN Cj4gDQoNClJlZ2FyZHMsDQpKYW1lcw0KDQoNCg== From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-3.8 required=3.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, SPF_HELO_NONE,SPF_PASS autolearn=no autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 1EB00C2D0C6 for ; Fri, 27 Dec 2019 07:17:52 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id D83CC2067D for ; Fri, 27 Dec 2019 07:17:51 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="cR7HUvGT" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org D83CC2067D Authentication-Results: mail.kernel.org; dmarc=none (p=none dis=none) header.from=realtek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+infradead-linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20170209; h=Sender: Content-Transfer-Encoding:Content-Type:Cc:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:In-Reply-To:References: Message-ID:Date:Subject:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=gXNOgNOybBkBY6qQqUiddd51Yf40WHoWwMoBTGzcT4A=; b=cR7HUvGT7qzCLI SpAvItuAHWs07pCcP7+/YkFrqSzugTaEQxwxHLLdULgM4mKyXmlO5fD06xd0jvVSaUQ9LY8voyqZL xeGsCte6z2FgqZRuPjFfB/EKs+cIx1SZl2THSWmdVx7nzrmjEL5FuEvQJLAPwVnSrJUdPfhTIao8r LWONKyHe3xuwGrlKbcryu2JmkjddIUwScoElSiAfwXS+AxHn/fxuhWM+l/XWzn0gINriMEKOdew85 WCmF7xqfZvvhGpwg+IvZuXXQnomyhYePHABY6PBljPM1b0SEw60xQGTQhJnc5qnTP6HtfcQOxfVQC rSvpZZEKwoC4BIyfXSHQ==; Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1ikjsa-0005Ik-Nv; Fri, 27 Dec 2019 07:17:48 +0000 Received: from rtits2.realtek.com ([211.75.126.72] helo=rtits2.realtek.com.tw) by bombadil.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1ikjsV-0005He-MT; Fri, 27 Dec 2019 07:17:46 +0000 Authenticated-By: X-SpamFilter-By: BOX Solutions SpamTrap 5.62 with qID xBR7HPUC005151, This message is accepted by code: ctloc85258 Received: from mail.realtek.com (RTITCAS12.realtek.com.tw[172.21.6.16]) by rtits2.realtek.com.tw (8.15.2/2.57/5.78) with ESMTPS id xBR7HPUC005151 (version=TLSv1.2 cipher=DHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 27 Dec 2019 15:17:26 +0800 Received: from RTEXDAG01.realtek.com.tw (172.21.6.100) by RTITCAS12.realtek.com.tw (172.21.6.16) with Microsoft SMTP Server (TLS) id 14.3.468.0; Fri, 27 Dec 2019 15:17:25 +0800 Received: from RTEXMB03.realtek.com.tw (172.21.6.96) by RTEXDAG01.realtek.com.tw (172.21.6.100) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1779.2; Fri, 27 Dec 2019 15:17:25 +0800 Received: from RTEXMB03.realtek.com.tw ([fe80::71dc:5fb1:bef0:757d]) by RTEXMB03.realtek.com.tw ([fe80::71dc:5fb1:bef0:757d%8]) with mapi id 15.01.1779.005; Fri, 27 Dec 2019 15:17:25 +0800 From: James Tai To: =?utf-8?B?QW5kcmVhcyBGw6RyYmVy?= Subject: RE: [PATCH 2/2] arm64: dts: realtek: Add RTD1319 SoC and Realtek PymParticle EVB Thread-Topic: [PATCH 2/2] arm64: dts: realtek: Add RTD1319 SoC and Realtek PymParticle EVB Thread-Index: AQHVq0XEDCHB5XuVy0GM835RkHVd06eq2S4AgCLPVoA= Date: Fri, 27 Dec 2019 07:17:25 +0000 Message-ID: References: <20191205082555.22633-1-james.tai@realtek.com> <20191205082555.22633-3-james.tai@realtek.com> <4040ffcf-5c54-fb44-b0a8-ce0c8c21b93f@suse.de> In-Reply-To: <4040ffcf-5c54-fb44-b0a8-ce0c8c21b93f@suse.de> Accept-Language: zh-TW, en-US Content-Language: zh-TW X-MS-Has-Attach: X-MS-TNEF-Correlator: x-originating-ip: [172.21.190.187] MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20191226_231743_999088_B5519A0E X-CRM114-Status: GOOD ( 25.59 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: "mark.rutland@arm.com" , "devicetree@vger.kernel.org" , Lorenzo Pieralisi , "linux-realtek-soc@lists.infradead.org" , "linux-kernel@vger.kernel.org" , "robh+dt@kernel.org" , Robin Murphy , "linux-arm-kernel@lists.infradead.org" Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+infradead-linux-arm-kernel=archiver.kernel.org@lists.infradead.org Hi Andreas, > This hunk is lacking rtd1395, so is not based on the latest patches I posted. I > expect you to be developing against linux-next.git tree, and when there's > relevant in-flight patches, you'll need to either apply my patches via git-am to > your tree, or for convenience you can use the beginning of my (but better not > the full experimental) rtd1295-next branch (git-rebase -i, or (careful!) git-reset > --hard). Yes, neither is super-easy. > I will use your rtd1295-next branch for development. > Same as with the binding, it would seem better to not add this at the end, even > if it's your newest family. Consider this: Someone finds an > RTD1036 in their household and wants to contribute a patch - where would > they add it? I don't want all newly added stuff to go into the bottom of the file > (then it'll be hard to find and potentially causes conflicts), so we need a stable > sort order where I don't need to do historical research of whether 1036 is > newer or older than 1195/1296 to determine where to insert it in a file. > Alphanumerical sort order seems simplest to understand and is proven > elsewhere to reduce merge conflicts. Thanks for your kind reminder. > > diff --git a/arch/arm64/boot/dts/realtek/rtd1319-pymparticle.dts > > b/arch/arm64/boot/dts/realtek/rtd1319-pymparticle.dts > > new file mode 100644 > > index 000000000000..d8bfe2304b71 > > --- /dev/null > > +++ b/arch/arm64/boot/dts/realtek/rtd1319-pymparticle.dts > > @@ -0,0 +1,43 @@ > > +// SPDX-License-Identifier: (GPL-2.0-or-later OR BSD-2-Clause) > > +/* > > + * Copyright (c) 2019 Realtek Semiconductor Corp. > > + */ > > + > > +/dts-v1/; > > + > > +#include "rtd1319.dtsi" > > + > > +/ { > > + compatible = "realtek,pymparticle", "realtek,rtd1319"; > > Thanks, correct order now. > > > + model = "Realtek PymParticle EVB"; > > + > > + memory@0 { > > + device_type = "memory"; > > + reg = <0x0 0x80000000>; > > + }; > > No! I understood RTD1319 has the same boot ROM size 184 KiB as RTD1619, > so please look at the patches I posted, including fix for RTD1619 [1], and fix > this yourself here. A comment for humans would also be nice. > > In the public BPI-M4-bsp code I see one -pymparticle-1GB.CMAx2.dts file. > If this board is available with less than 2 GiB RAM then please use the lower > value to be safe - you can run a 2 GiB board with 1 GiB RAM used, but using > more RAM than available will break. > > [1] https://patchwork.kernel.org/patch/11268969/ > I will fix it in next version patch. > > +++ b/arch/arm64/boot/dts/realtek/rtd1319.dtsi > > @@ -0,0 +1,12 @@ > > +// SPDX-License-Identifier: (GPL-2.0-or-later OR BSD-2-Clause) > > +/* > > + * Realtek RTD1319 SoC > > + * > > + * Copyright (c) 2019 Realtek Semiconductor Corp. > > + */ > > + > > +#include "rtd13xx.dtsi" > > + > > +/ { > > + compatible = "realtek,rtd1319"; > > +}; > > What other contents are you expecting to add in this file? I expect add USB, SATA, PCIE and so on. > > + cpus { > > + #address-cells = <1>; > > + #size-cells = <0>; > > + > > + cpu0: cpu@0 { > > + device_type = "cpu"; > > + compatible = "arm,cortex-a55"; > > + reg = <0x0>; > > + enable-method = "psci"; > > + next-level-cache = <&l2>; > > + }; > > + > > + cpu1: cpu@100 { > > + device_type = "cpu"; > > + compatible = "arm,cortex-a55"; > > + reg = <0x100>; > > + enable-method = "psci"; > > + next-level-cache = <&l2>; > > + }; > > + > > + cpu2: cpu@200 { > > + device_type = "cpu"; > > + compatible = "arm,cortex-a55"; > > + reg = <0x200>; > > + enable-method = "psci"; > > + next-level-cache = <&l2>; > > + }; > > + > > + cpu3: cpu@300 { > > + device_type = "cpu"; > > + compatible = "arm,cortex-a55"; > > + reg = <0x300>; > > + enable-method = "psci"; > > + next-level-cache = <&l2>; > > + }; > > + > > + l2: l2-cache { > > + compatible = "cache"; > > + }; > > I note this seems a different cache topology than RTD1619? > Yes, It is different cache topology than RTD1619. The RTD1319 don't have an L3 cache. > > + osc27M: osc { > > + compatible = "fixed-clock"; > > + clock-frequency = <27000000>; > > + clock-output-names = "osc27M"; > > BTW I recall seeing "osc27m" in your clk patchset. We should decide on one > name and stick with it consistently, and I think it's best to have this as a node > here in .dtsi (or in .dts), in case OEMs ever choose to have it generated by > some other non-trivial IC. I understand. > > + #clock-cells = <0>; > > + }; > > + > > + soc { > > + compatible = "simple-bus"; > > + #address-cells = <1>; > > + #size-cells = <1>; > > + ranges = <0x98000000 0x98000000 0x68000000>; > > No! Lacking a range for boot ROM. And your range is probably too large due to > high RAM. Please see [1] and fix for both. r-bus ranges below would indicate > that above soc range should be 0x00200000 long only, plus extra ranges for > whatever besides r-bus is shadowing RAM (e.g., GIC). > I will fix it in next version patch. > > + > > + uart0: serial0@7800 { > > + compatible = "snps,dw-apb-uart"; > > + reg = <0x7800 0x400>; > > + reg-shift = <2>; > > + reg-io-width = <4>; > > + interrupts = ; > > + clock-frequency = <432000000>; > > + status = "disabled"; > > + }; > > + > > + uart1: serial1@1b200 { > > + compatible = "snps,dw-apb-uart"; > > + reg = <0x1b200 0x400>; > > + reg-shift = <2>; > > + reg-io-width = <4>; > > + interrupts = ; > > + clock-frequency = <432000000>; > > + status = "disabled"; > > + }; > > + > > + uart2: serial2@1b400 { > > + compatible = "snps,dw-apb-uart"; > > + reg = <0x1b400 0x400>; > > + reg-shift = <2>; > > + reg-io-width = <4>; > > + interrupts = ; > > + clock-frequency = <432000000>; > > + status = "disabled"; > > + }; > > Here you appear to ignore my patches introducing syscon for ISO & MISC! > > See https://patchwork.kernel.org/cover/11269453/ I will apply the syscon for ISO & MISC in next version patch. > > + }; > > + > > + gic: interrupt-controller@ff100000 { > > + compatible = "arm,gic-v3"; > > + reg = <0xff100000 0x10000>, > > + <0xff140000 0xc0000>; > > + interrupts = ; > > + interrupt-controller; > > + #interrupt-cells = <3>; > > + }; > > + }; > > +}; > Regards, James _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel