From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 0E3E5C433EF for ; Thu, 5 May 2022 15:16:36 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1381202AbiEEPUN (ORCPT ); Thu, 5 May 2022 11:20:13 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:44214 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S242784AbiEEPUK (ORCPT ); Thu, 5 May 2022 11:20:10 -0400 Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.154.123]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 6DCF147054 for ; Thu, 5 May 2022 08:16:30 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1651763790; x=1683299790; h=message-id:date:mime-version:subject:to:cc:references: from:in-reply-to:content-transfer-encoding; bh=+0Kh2oRZukAOyD7AwIkqlv+A+XOIzELZ8enH5qUSGh0=; b=KVddb6plbpHF00OO/nToZXAuzSmhkWgllQIpbhCeknuRyMBWNRV5htPg RrW/f0s5spkrLBg7qrwR62AC/tuwam5Tr8FiOH7huK0zNohW+KSB7AWni 1BDc/cPLXUJ6r18iGI2JD0SYMzGU4TftTYXvXMSr7y6i/Z6d1NTs197BG 3Fnf7kr5DIiKSHxLiU7RxWQT5dNRJIWwfXMKCvfX13n6DxeIHDcu4taYo JJMnJRpXEVwrrEUFQnV5NZYnrum0PZOejd6aC5d0a32IdNCe2muyjRL5i KsbZIl8LCrNyutgmdTMCnWlYeAQpuMZRSo3K205X+/vygmk11TF0dVGX5 A==; X-IronPort-AV: E=Sophos;i="5.91,201,1647327600"; d="scan'208";a="94676679" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa6.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 05 May 2022 08:16:30 -0700 Received: from chn-vm-ex02.mchp-main.com (10.10.87.72) by chn-vm-ex02.mchp-main.com (10.10.87.72) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2375.17; Thu, 5 May 2022 08:16:29 -0700 Received: from [10.159.245.112] (10.10.115.15) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server id 15.1.2375.17 via Frontend Transport; Thu, 5 May 2022 08:16:27 -0700 Message-ID: Date: Thu, 5 May 2022 17:16:20 +0200 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:91.0) Gecko/20100101 Thunderbird/91.8.1 Subject: Re: [PATCH] ARM: at91: Kconfig: implement PIT64B selection Content-Language: en-US To: Claudiu Beznea , , , CC: , References: <20220309100802.3610259-1-claudiu.beznea@microchip.com> From: Nicolas Ferre Organization: microchip In-Reply-To: <20220309100802.3610259-1-claudiu.beznea@microchip.com> Content-Type: text/plain; charset="UTF-8"; format=flowed Content-Transfer-Encoding: 7bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 09/03/2022 at 11:08, Claudiu Beznea wrote: > Implement PIT64B selection thus it will be available for the necessary > targets (at the moment SAM9X60 and SAMA7G5) w/o the necessity to > specify it via defconfig. With this the current CONFIG_TIMER_OF > dependency of PIT64B driver could be removed. Along with changes > on AT91 Kconfig removed CONFIG_MICROCHIP_PIT64B from defconfigs. > > Signed-off-by: Claudiu Beznea > --- > arch/arm/configs/at91_dt_defconfig | 1 - > arch/arm/configs/multi_v7_defconfig | 1 - > arch/arm/configs/sama7_defconfig | 1 - > arch/arm/mach-at91/Kconfig | 9 +++++++++ Hi Claudiu, To match arm-soc flow, this probably would need to be spit in 2 patches: one for the Kconfig changes. Then, when it's integrated, we shall queue the other defconfig changes (having them around even with the Kconfig change doesn't harm). I let you do this change. Best regards, Nicolas > 4 files changed, 9 insertions(+), 3 deletions(-) > > diff --git a/arch/arm/configs/at91_dt_defconfig b/arch/arm/configs/at91_dt_defconfig > index 549d01be0b47..04f71dac9c97 100644 > --- a/arch/arm/configs/at91_dt_defconfig > +++ b/arch/arm/configs/at91_dt_defconfig > @@ -195,7 +195,6 @@ CONFIG_RTC_DRV_AT91SAM9=y > CONFIG_DMADEVICES=y > CONFIG_AT_HDMAC=y > CONFIG_AT_XDMAC=y > -CONFIG_MICROCHIP_PIT64B=y > # CONFIG_IOMMU_SUPPORT is not set > CONFIG_IIO=y > CONFIG_AT91_ADC=y > diff --git a/arch/arm/configs/multi_v7_defconfig b/arch/arm/configs/multi_v7_defconfig > index 8863fa969ede..bec62d5aa3c6 100644 > --- a/arch/arm/configs/multi_v7_defconfig > +++ b/arch/arm/configs/multi_v7_defconfig > @@ -989,7 +989,6 @@ CONFIG_APQ_MMCC_8084=y > CONFIG_MSM_GCC_8660=y > CONFIG_MSM_MMCC_8960=y > CONFIG_MSM_MMCC_8974=y > -CONFIG_MICROCHIP_PIT64B=y > CONFIG_BCM2835_MBOX=y > CONFIG_ROCKCHIP_IOMMU=y > CONFIG_TEGRA_IOMMU_GART=y > diff --git a/arch/arm/configs/sama7_defconfig b/arch/arm/configs/sama7_defconfig > index 07b0494ef743..2b0f020a18eb 100644 > --- a/arch/arm/configs/sama7_defconfig > +++ b/arch/arm/configs/sama7_defconfig > @@ -182,7 +182,6 @@ CONFIG_RTC_DRV_AT91SAM9=y > CONFIG_DMADEVICES=y > CONFIG_AT_XDMAC=y > CONFIG_STAGING=y > -CONFIG_MICROCHIP_PIT64B=y > # CONFIG_IOMMU_SUPPORT is not set > CONFIG_IIO=y > CONFIG_IIO_SW_TRIGGER=y > diff --git a/arch/arm/mach-at91/Kconfig b/arch/arm/mach-at91/Kconfig > index 279810381256..1531b4625c76 100644 > --- a/arch/arm/mach-at91/Kconfig > +++ b/arch/arm/mach-at91/Kconfig > @@ -165,6 +165,15 @@ config ATMEL_CLOCKSOURCE_TCB > to make a single 32-bit timer. > It can also be used as a clock event device supporting oneshot mode. > > +config MICROCHIP_CLOCKSOURCE_PIT64B > + bool "64-bit Periodic Interval Timer (PIT64B) support" > + default SOC_SAM9X60 || SOC_SAMA7 > + select MICROCHIP_PIT64B > + help > + Select this to get a high resolution clockevent (SAM9X60) or > + clocksource and clockevent (SAMA7G5) based on Microchip 64-bit > + Periodic Interval Timer. > + > config HAVE_AT91_UTMI > bool > -- Nicolas Ferre From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 576D5C433EF for ; Thu, 5 May 2022 15:17:40 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:Content-Type: Content-Transfer-Encoding:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:In-Reply-To:From:References:CC:To:Subject: MIME-Version:Date:Message-ID:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=/HlLBMDiU1Me9L48HXktfC1UBwYwU52lim+SWyv/mS4=; b=iPS/sL5fJIRXdy 2iS/1Ar2sQSxXSFa9ZXtpyIdASyZpW1II3D3NYq24p1naxFaivm9GCOhBCtlJ3G7deV6/T5SNTrNv 9usBJH1IOzpyYvpAu4fVznyX+jV9EUQ3O8QGPQLuogul4LEoww+hsRQzBVt8VRPazpC8yDaBJ3PRa bB9hhV4OeDkzlCr6CPmnCV31Cirak2y9PscCEzxWuoYUxlcz1JnMjHc0tli4T/ATk+82puTDfLNtL 9vISOqe7CZL/YBXea1aBjO7bbZlZJZ7Bw3DVKtgYKkdIzQz/u+UcTOAIIeT6KiHikonUKabfND1bD Bu0pbCDv6UVtTxexPw0w==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1nmdDW-00Gbsv-HR; Thu, 05 May 2022 15:16:34 +0000 Received: from esa.microchip.iphmx.com ([68.232.154.123]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1nmdDS-00GbsB-TI for linux-arm-kernel@lists.infradead.org; Thu, 05 May 2022 15:16:32 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1651763791; x=1683299791; h=message-id:date:mime-version:subject:to:cc:references: from:in-reply-to:content-transfer-encoding; bh=+0Kh2oRZukAOyD7AwIkqlv+A+XOIzELZ8enH5qUSGh0=; b=nrxaZPcNYnySCZYFECbBVy0c6Gxg+9nlv7nqOAeTDFKo8s8eSJpUt/ol J3PUL644RewbFkWSgV5DQ5X28dKM4rckQcXrqbc5GA4JOIngGrXiFGrx/ o0jLKD7jK1U+kvn+RnrWidjQ1W47gZbm6D1i1d0EFhQwjey3jzv+ZuWHM 1jb0vdsxOqOcV32lZIiMOzCwe7aJZe8ZZFkRJU5i75OxYuFY3DEmplnbg uPH7+2dIh+kMfVa3Hf+JOY/JRL24jMb0EYyISqU87VJFg01JGHOVIkwDU tBBMYqyUQkW6IYLmesyFUSNAsgjRL0UkNRLnsSiLl9ZuU7df0t8qOAUN6 A==; X-IronPort-AV: E=Sophos;i="5.91,201,1647327600"; d="scan'208";a="94676679" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa6.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 05 May 2022 08:16:30 -0700 Received: from chn-vm-ex02.mchp-main.com (10.10.87.72) by chn-vm-ex02.mchp-main.com (10.10.87.72) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2375.17; Thu, 5 May 2022 08:16:29 -0700 Received: from [10.159.245.112] (10.10.115.15) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server id 15.1.2375.17 via Frontend Transport; Thu, 5 May 2022 08:16:27 -0700 Message-ID: Date: Thu, 5 May 2022 17:16:20 +0200 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:91.0) Gecko/20100101 Thunderbird/91.8.1 Subject: Re: [PATCH] ARM: at91: Kconfig: implement PIT64B selection Content-Language: en-US To: Claudiu Beznea , , , CC: , References: <20220309100802.3610259-1-claudiu.beznea@microchip.com> From: Nicolas Ferre Organization: microchip In-Reply-To: <20220309100802.3610259-1-claudiu.beznea@microchip.com> X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20220505_081631_053283_32BF4D76 X-CRM114-Status: GOOD ( 18.18 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Transfer-Encoding: 7bit Content-Type: text/plain; charset="us-ascii"; Format="flowed" Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org On 09/03/2022 at 11:08, Claudiu Beznea wrote: > Implement PIT64B selection thus it will be available for the necessary > targets (at the moment SAM9X60 and SAMA7G5) w/o the necessity to > specify it via defconfig. With this the current CONFIG_TIMER_OF > dependency of PIT64B driver could be removed. Along with changes > on AT91 Kconfig removed CONFIG_MICROCHIP_PIT64B from defconfigs. > > Signed-off-by: Claudiu Beznea > --- > arch/arm/configs/at91_dt_defconfig | 1 - > arch/arm/configs/multi_v7_defconfig | 1 - > arch/arm/configs/sama7_defconfig | 1 - > arch/arm/mach-at91/Kconfig | 9 +++++++++ Hi Claudiu, To match arm-soc flow, this probably would need to be spit in 2 patches: one for the Kconfig changes. Then, when it's integrated, we shall queue the other defconfig changes (having them around even with the Kconfig change doesn't harm). I let you do this change. Best regards, Nicolas > 4 files changed, 9 insertions(+), 3 deletions(-) > > diff --git a/arch/arm/configs/at91_dt_defconfig b/arch/arm/configs/at91_dt_defconfig > index 549d01be0b47..04f71dac9c97 100644 > --- a/arch/arm/configs/at91_dt_defconfig > +++ b/arch/arm/configs/at91_dt_defconfig > @@ -195,7 +195,6 @@ CONFIG_RTC_DRV_AT91SAM9=y > CONFIG_DMADEVICES=y > CONFIG_AT_HDMAC=y > CONFIG_AT_XDMAC=y > -CONFIG_MICROCHIP_PIT64B=y > # CONFIG_IOMMU_SUPPORT is not set > CONFIG_IIO=y > CONFIG_AT91_ADC=y > diff --git a/arch/arm/configs/multi_v7_defconfig b/arch/arm/configs/multi_v7_defconfig > index 8863fa969ede..bec62d5aa3c6 100644 > --- a/arch/arm/configs/multi_v7_defconfig > +++ b/arch/arm/configs/multi_v7_defconfig > @@ -989,7 +989,6 @@ CONFIG_APQ_MMCC_8084=y > CONFIG_MSM_GCC_8660=y > CONFIG_MSM_MMCC_8960=y > CONFIG_MSM_MMCC_8974=y > -CONFIG_MICROCHIP_PIT64B=y > CONFIG_BCM2835_MBOX=y > CONFIG_ROCKCHIP_IOMMU=y > CONFIG_TEGRA_IOMMU_GART=y > diff --git a/arch/arm/configs/sama7_defconfig b/arch/arm/configs/sama7_defconfig > index 07b0494ef743..2b0f020a18eb 100644 > --- a/arch/arm/configs/sama7_defconfig > +++ b/arch/arm/configs/sama7_defconfig > @@ -182,7 +182,6 @@ CONFIG_RTC_DRV_AT91SAM9=y > CONFIG_DMADEVICES=y > CONFIG_AT_XDMAC=y > CONFIG_STAGING=y > -CONFIG_MICROCHIP_PIT64B=y > # CONFIG_IOMMU_SUPPORT is not set > CONFIG_IIO=y > CONFIG_IIO_SW_TRIGGER=y > diff --git a/arch/arm/mach-at91/Kconfig b/arch/arm/mach-at91/Kconfig > index 279810381256..1531b4625c76 100644 > --- a/arch/arm/mach-at91/Kconfig > +++ b/arch/arm/mach-at91/Kconfig > @@ -165,6 +165,15 @@ config ATMEL_CLOCKSOURCE_TCB > to make a single 32-bit timer. > It can also be used as a clock event device supporting oneshot mode. > > +config MICROCHIP_CLOCKSOURCE_PIT64B > + bool "64-bit Periodic Interval Timer (PIT64B) support" > + default SOC_SAM9X60 || SOC_SAMA7 > + select MICROCHIP_PIT64B > + help > + Select this to get a high resolution clockevent (SAM9X60) or > + clocksource and clockevent (SAMA7G5) based on Microchip 64-bit > + Periodic Interval Timer. > + > config HAVE_AT91_UTMI > bool > -- Nicolas Ferre _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel