From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-12.2 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI, MENTIONS_GIT_HOSTING,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY, USER_AGENT_SANE_2 autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id CCB01C4332F for ; Tue, 14 Sep 2021 12:16:28 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id AD27961155 for ; Tue, 14 Sep 2021 12:16:28 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232623AbhINMRo (ORCPT ); Tue, 14 Sep 2021 08:17:44 -0400 Received: from mailgw01.mediatek.com ([60.244.123.138]:53302 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S232467AbhINMRm (ORCPT ); Tue, 14 Sep 2021 08:17:42 -0400 X-UUID: a1be9fabfa8643dbac1eca4be3bc9d8d-20210914 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:MIME-Version:Content-Type:References:In-Reply-To:Date:CC:To:From:Subject:Message-ID; bh=adSqRYNHJjIKQSMNvjW+uevqONE1tx3rtVypYeRw44A=; b=jU2j9iBMKm+jVXZjqe7lvs4pNbFC6ebId8WKtQfUFDouEYfUP1e4Jn6ERhMpx9wm1Ic+TjcsJZfFjYDSnOt7iYz5GqkSLmbyvUfbEZxceynKI66/qwyBM0m8VA3ZX9gnx9BaZGYmmIq6ektK+jUXMZfvOn0c4/Cgz7O+i8vtIRI=; X-UUID: a1be9fabfa8643dbac1eca4be3bc9d8d-20210914 Received: from mtkcas06.mediatek.inc [(172.21.101.30)] by mailgw01.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 1536403208; Tue, 14 Sep 2021 20:16:23 +0800 Received: from mtkcas07.mediatek.inc (172.21.101.84) by mtkmbs07n1.mediatek.inc (172.21.101.16) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 14 Sep 2021 20:16:21 +0800 Received: from mhfsdcap04 (10.17.3.154) by mtkcas07.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Tue, 14 Sep 2021 20:16:20 +0800 Message-ID: Subject: Re: [PATCH v6, 00/15] Using component framework to support multi hardware decode From: "yunfei.dong@mediatek.com" To: Ezequiel Garcia CC: Alexandre Courbot , Hans Verkuil , Tzung-Bi Shih , "Tiffany Lin" , Andrew-CT Chen , Mauro Carvalho Chehab , Rob Herring , Matthias Brugger , Tomasz Figa , Laurent Pinchart , Daniel Vetter , dri-devel , Hsin-Yi Wang , Fritz Koenig , Irui Wang , linux-media , devicetree , Linux Kernel Mailing List , linux-arm-kernel , srv_heupstream , "moderated list:ARM/Mediatek SoC support" , Project_Global_Chrome_Upstream_Group Date: Tue, 14 Sep 2021 20:16:22 +0800 In-Reply-To: <3b9463e88d88ce85205da08f8263252da7726ade.camel@mediatek.com> References: <20210901083215.25984-1-yunfei.dong@mediatek.com> <3b9463e88d88ce85205da08f8263252da7726ade.camel@mediatek.com> Content-Type: text/plain; charset="UTF-8" X-Mailer: Evolution 3.28.5-0ubuntu0.18.04.2 MIME-Version: 1.0 X-MTK: N Content-Transfer-Encoding: base64 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org SGkgRXplcXVpZWwsDQoNCk9uIEZyaSwgMjAyMS0wOS0wMyBhdCAxMTowOCArMDgwMCwgeXVuZmVp LmRvbmdAbWVkaWF0ZWsuY29tIHdyb3RlOg0KPiBIaSBFemVxdWllbCwNCj4gDQo+IFRoYW5rcyBm b3IgeW91ciBzdWdnZXN0aW9uLg0KPiBPbiBUaHUsIDIwMjEtMDktMDIgYXQgMTM6MzAgLTAzMDAs IEV6ZXF1aWVsIEdhcmNpYSB3cm90ZToNCj4gPiBPbiBXZWQsIDEgU2VwdCAyMDIxIGF0IDA1OjMy LCBZdW5mZWkgRG9uZyA8eXVuZmVpLmRvbmdAbWVkaWF0ZWsuY29tDQo+ID4gPg0KPiA+IHdyb3Rl Og0KPiA+ID4gDQo+ID4gPiBUaGlzIHNlcmllcyBhZGRzIHN1cHBvcnQgZm9yIG11bHRpIGhhcmR3 YXJlIGRlY29kZSBpbnRvIG10ay0NCj4gPiA+IHZjb2RlYywgDQo+ID4gPiBieSBmaXJzdA0KPiA+ ID4gYWRkaW5nIGNvbXBvbmVudCBmcmFtZXdvcmsgdG8gbWFuYWdlIGVhY2ggaGFyZHdhcmUgaW5m b3JtYXRpb246DQo+ID4gPiBpbnRlcnJ1cHQsDQo+ID4gPiBjbG9jaywgcmVnaXN0ZXIgYmFzZXMg YW5kIHBvd2VyLiBTZWNvbmRseSBhZGQgY29yZSB0aHJlYWQgdG8gZGVhbA0KPiA+ID4gd2l0aCBj b3JlDQo+ID4gPiBoYXJkd2FyZSBtZXNzYWdlLCBhdCB0aGUgc2FtZSB0aW1lLCBhZGQgbXNnIHF1 ZXVlIGZvciBkaWZmZXJlbnQNCj4gPiA+IGhhcmR3YXJlDQo+ID4gPiBzaGFyZSBtZXNzYWdlcy4g TGFzdGx5LCB0aGUgYXJjaGl0ZWN0dXJlIG9mIGRpZmZlcmVudCBzcGVjcyBhcmUNCj4gPiA+IG5v dA0KPiA+ID4gdGhlIHNhbWUsDQo+ID4gPiB1c2luZyBzcGVjcyB0eXBlIHRvIHNlcGFyYXRlIHRo ZW0uDQo+ID4gPiANCj4gPiA+IFRoaXMgc2VyaWVzIGhhcyBiZWVuIHRlc3RlZCB3aXRoIGJvdGgg TVQ4MTgzIGFuZCBNVDgxNzMuIERlY29kaW5nDQo+ID4gPiB3YXMgd29ya2luZw0KPiA+ID4gZm9y IGJvdGggY2hpcHMuDQo+ID4gPiANCj4gPiA+IFBhdGNoZXMgMX4zIHJld3JpdGUgZ2V0IHJlZ2lz dGVyIGJhc2VzIGFuZCBwb3dlciBvbi9vZmYNCj4gPiA+IGludGVyZmFjZS4NCj4gPiA+IA0KPiA+ ID4gUGF0Y2ggNCBhZGQgY29tcG9uZW50IGZyYW1ld29yayB0byBzdXBwb3J0IG11bHRpIGhhcmR3 YXJlLg0KPiA+ID4gDQo+ID4gPiBQYXRjaCA1IHNlcGFyYXRlIHZpZGVvIGVuY29kZXIgYW5kIGRl Y29kZXIgZG9jdW1lbnQNCj4gPiA+IA0KPiA+ID4gUGF0Y2hlcyA2LTE1IGFkZCBpbnRlcmZhY2Vz IHRvIHN1cHBvcnQgY29yZSBoYXJkd2FyZS4NCj4gPiA+IC0tLS0NCj4gPiA+IFRoaXMgcGF0Y2gg ZGVwZW5kZW50cyBvbiA6ICJtZWRpYTogbXRrLXZjb2RlYzogc3VwcG9ydCBmb3IgTVQ4MTgzDQo+ ID4gPiBkZWNvZGVyIlsxXSBhbmQNCj4gPiA+ICJNZWRpYXRlayBNVDgxOTIgY2xvY2sgc3VwcG9y dCJbMl0uDQo+ID4gPiANCj4gPiA+IDE6IE11bHRpIGhhcmR3YXJlIGRlY29kZSBpcyBiYXNlZCBv biBzdGF0ZWxlc3MgZGVjb2RlciwgTVQ4MTgzIGlzDQo+ID4gPiB0aGUgZmlyc3QgdGltZQ0KPiA+ ID4gdG8gYWRkIHN0YXRlbGVzcyBkZWNvZGVyLiBPdGhlcndpc2UgaXQgd2lsbCBjYXVzZSBjb25m bGljdC4gVGhpcw0KPiA+ID4gcGF0Y2ggd2lsbCBiZQ0KPiA+ID4gYWNjZXB0ZWQgaW4gNS4xNVsx XS4NCj4gPiA+IA0KPiA+ID4gMjogVGhlIGRlZmluaXRpb24gb2YgZGVjb2RlciBjbG9ja3MgYXJl IGluIG10ODE5Mi1jbGsuaCwgdGhpcw0KPiA+ID4gcGF0Y2gNCj4gPiA+IGFscmVhZHkgaW4gY2xr IHRyZWVbMl0uDQo+ID4gPiANCj4gPiA+IFsxXQ0KPiA+ID4gDQpodHRwczovL3BhdGNod29yay5s aW51eHR2Lm9yZy9wcm9qZWN0L2xpbnV4LW1lZGlhL2xpc3QvP3Nlcmllcz01ODI2DQo+ID4gPiBb Ml0NCj4gPiA+IA0KaHR0cHM6Ly9naXQua2VybmVsLm9yZy9wdWIvc2NtL2xpbnV4L2tlcm5lbC9n aXQvY2xrL2xpbnV4LmdpdC9jb21taXQvP2g9Y2xrLW5leHQmaWQ9ZjM1ZjFhMjNlMGUxMmUzMTcz ZTllOWRlZGJjMTUwZDEzOTAyNzE4OQ0KPiA+ID4gLS0tLQ0KPiA+ID4gQ2hhbmdlcyBjb21wYXJl ZCB3aXRoIHY1Og0KPiA+ID4gLUFkZCBkZWNvZGVyIGhhcmR3YXJlIGJsb2NrIGRpYWdyYW0gZm9y IHBhdGNoIDEzLzE1DQo+ID4gPiANCj4gPiANCj4gPiANCj4gPiBUaGUgZGlzY3Vzc2lvbiBvbiB2 NSB3YXMgc3RpbGwgb24tZ29pbmcsIHNvIHNlbmRpbmcgdGhpcyB2Ng0KPiA+IGlzIG5vdCBoZWxw ZnVsLiBUaGUgY29udGV4dCBmb3IgdjUncyBkaXNjdXNzaW9uIGlzIG5vdyBoYXJkZXIgdG8NCj4g PiBmaW5kLg0KPiA+IA0KPiA+IFBsZWFzZSBhdm9pZCBzZW5kaW5nIGEgbmV3IHZlcnNpb24gd2l0 aG91dCBwcm9wZXJseQ0KPiA+IGRpc2N1c3NpbmcgYWxsIHRoZSBmZWVkYmFjaywgYW5kIHdpdGhv dXQgcmVhY2hpbmcgY29uc2Vuc3VzLg0KPiA+IFRoaXMgaXMgdmVyeSBpbXBvcnRhbnQsIHBsZWFz ZSBrZWVwIGl0IGluIG1pbmQuDQo+ID4gDQo+IA0KPiBUaGFua3MgZm9yIHlvdXIgcmVtaW5kLCBJ IHdpbGwga2VlcCB0aGlzIHBhdGNoIHVudGlsIGdldCB0aGUNCj4gc29sdXRpb24uDQo+IA0KPiA+ IFNwZWNpZmljYWxseSwgdGhlIGZlZWRiYWNrIG9uIHY1IHdhcyBOQUssIHdpdGggdGhlIHJlcXVl c3QgdG8gYXZvaWQNCj4gPiB1c2luZyBhbnkgYXN5bmMgZnJhbWV3b3JrLCBhbmQgaW5zdGVhZCB0 cnkgdG8gZmluZCBhIHNpbXBsZXINCj4gPiBzb2x1dGlvbi4NCj4gPiANCj4gPiBGb3IgaW5zdGFu Y2UsIHlvdSBjYW4gbW9kZWwgdGhpbmdzIHdpdGggYSBidXMtbGlrZSBwYXR0ZXJuLA0KPiA+IHdo aWNoIHRpZXMgYWxsIHRoZSBkZXZpY2VzIHRvZ2V0aGVyLCB1bmRlciBhIHBhcmVudCBub2RlLg0K PiA+IFRoaXMgcGF0dGVybiBpcyBjb21tb24gaW4gdGhlIGtlcm5lbCwgdGhlIHBhcmVudA0KPiA+ IG5vZGUgY2FuIHVzZSBvZl9wbGF0Zm9ybV9wb3B1bGF0ZSBvciBzaW1pbGFyDQo+ID4gKGdpdCBn cmVwIG9mX3BsYXRmb3JtX3BvcHVsYXRlLCB5b3Ugd2lsbCBzZWUgcGxlbnR5IG9mIGV4YW1wbGVz KS4NCj4gPiANCj4gPiBZb3Ugd2lsbCBzdGlsbCBoYXZlIHRvIGRvIHNvbWUgd29yayB0byBoYXZl IHRoZSBwcm9wZXINCj4gPiByZWdzIHJlc291cmNlcywgYnV0IHRoaXMgaXMgZG9hYmxlLiBFYWNo IGNoaWxkIGlzIGEgZGV2aWNlLA0KPiA+IHNvIGl0IGNhbiBoYXZlIGl0cyBvd24gcmVzb3VyY2Vz IChjbG9ja3MsIGludGVycnVwdHMsIGlvbW11cykuDQo+ID4gDQo+ID4gWW91IGRvbid0IG5lZWQg YW55IGFzeW5jIGZyYW1ld29yay4NCj4gPiANCj4gDQpUaGFua3MgZm9yIHlvdXIgc3VnZ2VzdGlv biB2ZXJ5IG11Y2gsIGFuZCB0aGVyZSBhcmUgc2V2ZXJhbCBhY3Rpb25zDQpuZWVkIHRvIGNoZWNr Lg0KDQoxOiBUaGUgaW9tbXUgcmVnaXN0ZXIgbGlrZSB0aGlzOg0KcmV0ID0gYnVzX3NldF9pb21t dSgmcGxhdGZvcm1fYnVzX3R5cGUsDQombXRrX2lvbW11X29wcyk7IA0KSXQgZXhwZWN0IHRoZSBj b25zdW1lciBpcyBhIHN0YW5kYXJkIHBsYXRmb3JtIGRldmljZS4NCm90aGVyd2lzZSBpdA0KY291 bGQgbm90IGVudGVyIHRvIHRoZSBpb21tdSBvZl94bGF0ZS4pDQoNClNvIGlmIHB1dHRpbmcgdGhl IGlvbW11cyBwcm9wZXJ0eSBpbiB0aGUgY2hpbGQgbm9kZSwgYWxsIHRoZSBjaGlsZA0KZGV2aWNl IG5lZWQgdG8gcmVnaXN0ZXJlZCBhcyBwbGF0Zm9ybSBkZXZpY2UuDQoNCjI6IEZvciB0aGUgaW50 ZXJydXB0IGluIGVhY2ggY2hpbGQgbm9kZSwgYnV0IHRoZSBsb2dpY2FsIHByb2Nlc3NpbmcgaW4N CnBhcmVudCBwYXJ0LiBDaGlsZCBhbmQgcGFyZW50IG5lZWQgdG8gc2VuZCBtZXNzYWdlIGZvciBl YWNoIG90aGVyLiBJbg0Kb3JkZXIgdG8gY29udHJvbCBjbGsvcG93ZXIvaXJxIGZvciBtdWx0aSBp bnN0YW5jZSwgbmVlZCBzZW5kIG1lc3NhZ2UgdG8NCmNoaWxkIHRvIHNlcGFyYXRlIGRpZmZlcmVu dCBoYXJkd2FyZTsgY2hpbGQgYWxzbyBuZWVkIHNlbmQgbWVzc2FnZSB0bw0KcGFyZW50IHdoZW4g Z2V0IGludGVycnVwdC4NCg0KMzogQWJvdXQgQ2hlbi1ZdSdzIG1haWwsIGRvIHlvdSBoYXZlIGFu eSBhZHZpY2U/DQoNCkRvIHlvdSBoYXZlIGFueSBzdWdnZXN0aW9uIGFib3V0IHRoZXNlIHR3byBz Y2VuYXJpb3M/DQpJJ20gdmVyeSBoYXBweSB0byBnZXQgeW91ciByZXBseS4NCg0KVGhhbmtzDQpZ dW5mZWkgRG9uZw0KDQo+ID4gICAgIHZjb2RlY19kZWM6IHZjb2RlY19kZWNAMTYwMDAwMDAgew0K PiA+ICAgICAgICAgY29tcGF0aWJsZSA9ICJtZWRpYXRlayxtdDgxOTItdmNvZGVjLWRlYyI7DQo+ ID4gICAgICAgICByZWcgPSA8c29tZXRoaW5nPjsNCj4gPiAgICAgICAgIG1lZGlhdGVrLHNjcCA9 IDwmc2NwPjsNCj4gPiAgICAgICAgIGlvbW11cyA9IDwmaW9tbXUwIE00VV9QT1JUX0w0X1ZERUNf TUNfRVhUPjsNCj4gPiAgICAgICAgIGRtYS1yYW5nZXMgPSA8MHgxIDB4MCAweDAgMHg0MDAwMDAw MCAweDAgMHhmZmYwMDAwMD47DQo+ID4gDQo+ID4gICAgICAgICB2Y29kZWNfbGF0QDB4MTAwMDAg ew0KPiA+ICAgICAgICAgICAgIGNvbXBhdGlibGUgPSAibWVkaWF0ZWssbXRrLXZjb2RlYy1sYXQi Ow0KPiA+ICAgICAgICAgICAgIHJlZyA9IDwweDEwMDAwIDB4ODAwPjsgICAgICAvKiBWREVDX01J U0MgKi8NCj4gPiAgICAgICAgICAgICBpbnRlcnJ1cHRzID0gPEdJQ19TUEkgNDI2IElSUV9UWVBF X0xFVkVMX0hJR0ggMD47DQo+ID4gICAgICAgICAgICAgLy8gZXRjDQo+ID4gICAgICAgICB9Ow0K PiA+IA0KPiA+ICAgICAgICAgdmNvZGVjX2NvcmVAMHgyNTAwMCB7DQo+ID4gICAgICAgICAgICBj b21wYXRpYmxlID0gIm1lZGlhdGVrLG10ay12Y29kZWMtY29yZSI7DQo+ID4gICAgICAgICAgICBy ZWcgPSA8MHgyNTAwMCAweDEwMDA+OyAgICAgIC8qIFZERUNfQ09SRV9NSVNDICovDQo+ID4gICAg ICAgICAgICBpbnRlcnJ1cHRzID0gPEdJQ19TUEkgNDI1IElSUV9UWVBFX0xFVkVMX0hJR0ggMD47 DQo+ID4gICAgICAgICAgICAvLyBldGMNCj4gPiAgICAgICAgIH07DQo+ID4gICAgIH07DQo+ID4g DQo+ID4gVGhhbmtzLA0KPiA+IEV6ZXF1aWVsDQo= From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-10.6 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI, MENTIONS_GIT_HOSTING,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY, USER_AGENT_SANE_2 autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id C0920C433EF for ; Tue, 14 Sep 2021 12:16:52 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 939E160184 for ; Tue, 14 Sep 2021 12:16:52 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.4.1 mail.kernel.org 939E160184 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Date:CC:To:From:Subject:Message-ID:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=1W6lcIKUYXaa81Dr9fod/y0DIyGuzeh3gtJ1TqMami4=; b=eIOGEOhAANP4Ng uIwaLq8nOBb/pQAE/FCbqavVrmrTQTQCrTO9Dbi8lu8TCvntTtvKaaqIjTRP7FrrPykEtWd+ogF7x 0gqRkoUqphM2imop3UUqweyHPTYUY9OJ9DOyjm1lqKDbv2obJVep45al/ciAIZe17Rtag7B6Jv5cM SPbBaxQeNoO3k/P9KnvXXe1FqkgjpwiGgks/1UAJqva8Z03GRru5yg5II2Ko8QTGk+IGSjNpglBcr YBFA+kTED4yMNTgWLftD5Y+0zzxdnOFBGK+ZHtX45JLq3ezZ0U5hNLHVJyv4VDb5wqInjbq/CZQEN RbAuMzGZj8XOOqqdJYyA==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1mQ7Md-005bs3-H1; Tue, 14 Sep 2021 12:16:39 +0000 Received: from mailgw01.mediatek.com ([216.200.240.184]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1mQ7MT-005blj-A8; Tue, 14 Sep 2021 12:16:32 +0000 X-UUID: 6356f10082404af8b0dae20fded1a72e-20210914 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:MIME-Version:Content-Type:References:In-Reply-To:Date:CC:To:From:Subject:Message-ID; bh=adSqRYNHJjIKQSMNvjW+uevqONE1tx3rtVypYeRw44A=; b=jU2j9iBMKm+jVXZjqe7lvs4pNbFC6ebId8WKtQfUFDouEYfUP1e4Jn6ERhMpx9wm1Ic+TjcsJZfFjYDSnOt7iYz5GqkSLmbyvUfbEZxceynKI66/qwyBM0m8VA3ZX9gnx9BaZGYmmIq6ektK+jUXMZfvOn0c4/Cgz7O+i8vtIRI=; X-UUID: 6356f10082404af8b0dae20fded1a72e-20210914 Received: from mtkcas66.mediatek.inc [(172.29.193.44)] by mailgw01.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 1860225279; Tue, 14 Sep 2021 05:16:25 -0700 Received: from mtkmbs07n1.mediatek.inc (172.21.101.16) by MTKMBS62N2.mediatek.inc (172.29.193.42) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 14 Sep 2021 05:16:23 -0700 Received: from mtkcas07.mediatek.inc (172.21.101.84) by mtkmbs07n1.mediatek.inc (172.21.101.16) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 14 Sep 2021 20:16:21 +0800 Received: from mhfsdcap04 (10.17.3.154) by mtkcas07.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Tue, 14 Sep 2021 20:16:20 +0800 Message-ID: Subject: Re: [PATCH v6, 00/15] Using component framework to support multi hardware decode From: "yunfei.dong@mediatek.com" To: Ezequiel Garcia CC: Alexandre Courbot , Hans Verkuil , Tzung-Bi Shih , "Tiffany Lin" , Andrew-CT Chen , Mauro Carvalho Chehab , Rob Herring , Matthias Brugger , Tomasz Figa , Laurent Pinchart , Daniel Vetter , dri-devel , Hsin-Yi Wang , Fritz Koenig , Irui Wang , linux-media , devicetree , Linux Kernel Mailing List , linux-arm-kernel , srv_heupstream , "moderated list:ARM/Mediatek SoC support" , Project_Global_Chrome_Upstream_Group Date: Tue, 14 Sep 2021 20:16:22 +0800 In-Reply-To: <3b9463e88d88ce85205da08f8263252da7726ade.camel@mediatek.com> References: <20210901083215.25984-1-yunfei.dong@mediatek.com> <3b9463e88d88ce85205da08f8263252da7726ade.camel@mediatek.com> X-Mailer: Evolution 3.28.5-0ubuntu0.18.04.2 MIME-Version: 1.0 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20210914_051629_420032_473F0CB2 X-CRM114-Status: GOOD ( 43.85 ) X-BeenThere: linux-mediatek@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "Linux-mediatek" Errors-To: linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org Hi Ezequiel, On Fri, 2021-09-03 at 11:08 +0800, yunfei.dong@mediatek.com wrote: > Hi Ezequiel, > > Thanks for your suggestion. > On Thu, 2021-09-02 at 13:30 -0300, Ezequiel Garcia wrote: > > On Wed, 1 Sept 2021 at 05:32, Yunfei Dong > > > > wrote: > > > > > > This series adds support for multi hardware decode into mtk- > > > vcodec, > > > by first > > > adding component framework to manage each hardware information: > > > interrupt, > > > clock, register bases and power. Secondly add core thread to deal > > > with core > > > hardware message, at the same time, add msg queue for different > > > hardware > > > share messages. Lastly, the architecture of different specs are > > > not > > > the same, > > > using specs type to separate them. > > > > > > This series has been tested with both MT8183 and MT8173. Decoding > > > was working > > > for both chips. > > > > > > Patches 1~3 rewrite get register bases and power on/off > > > interface. > > > > > > Patch 4 add component framework to support multi hardware. > > > > > > Patch 5 separate video encoder and decoder document > > > > > > Patches 6-15 add interfaces to support core hardware. > > > ---- > > > This patch dependents on : "media: mtk-vcodec: support for MT8183 > > > decoder"[1] and > > > "Mediatek MT8192 clock support"[2]. > > > > > > 1: Multi hardware decode is based on stateless decoder, MT8183 is > > > the first time > > > to add stateless decoder. Otherwise it will cause conflict. This > > > patch will be > > > accepted in 5.15[1]. > > > > > > 2: The definition of decoder clocks are in mt8192-clk.h, this > > > patch > > > already in clk tree[2]. > > > > > > [1] > > > https://patchwork.linuxtv.org/project/linux-media/list/?series=5826 > > > [2] > > > https://git.kernel.org/pub/scm/linux/kernel/git/clk/linux.git/commit/?h=clk-next&id=f35f1a23e0e12e3173e9e9dedbc150d139027189 > > > ---- > > > Changes compared with v5: > > > -Add decoder hardware block diagram for patch 13/15 > > > > > > > > > The discussion on v5 was still on-going, so sending this v6 > > is not helpful. The context for v5's discussion is now harder to > > find. > > > > Please avoid sending a new version without properly > > discussing all the feedback, and without reaching consensus. > > This is very important, please keep it in mind. > > > > Thanks for your remind, I will keep this patch until get the > solution. > > > Specifically, the feedback on v5 was NAK, with the request to avoid > > using any async framework, and instead try to find a simpler > > solution. > > > > For instance, you can model things with a bus-like pattern, > > which ties all the devices together, under a parent node. > > This pattern is common in the kernel, the parent > > node can use of_platform_populate or similar > > (git grep of_platform_populate, you will see plenty of examples). > > > > You will still have to do some work to have the proper > > regs resources, but this is doable. Each child is a device, > > so it can have its own resources (clocks, interrupts, iommus). > > > > You don't need any async framework. > > > Thanks for your suggestion very much, and there are several actions need to check. 1: The iommu register like this: ret = bus_set_iommu(&platform_bus_type, &mtk_iommu_ops); It expect the consumer is a standard platform device. otherwise it could not enter to the iommu of_xlate.) So if putting the iommus property in the child node, all the child device need to registered as platform device. 2: For the interrupt in each child node, but the logical processing in parent part. Child and parent need to send message for each other. In order to control clk/power/irq for multi instance, need send message to child to separate different hardware; child also need send message to parent when get interrupt. 3: About Chen-Yu's mail, do you have any advice? Do you have any suggestion about these two scenarios? I'm very happy to get your reply. Thanks Yunfei Dong > > vcodec_dec: vcodec_dec@16000000 { > > compatible = "mediatek,mt8192-vcodec-dec"; > > reg = ; > > mediatek,scp = <&scp>; > > iommus = <&iommu0 M4U_PORT_L4_VDEC_MC_EXT>; > > dma-ranges = <0x1 0x0 0x0 0x40000000 0x0 0xfff00000>; > > > > vcodec_lat@0x10000 { > > compatible = "mediatek,mtk-vcodec-lat"; > > reg = <0x10000 0x800>; /* VDEC_MISC */ > > interrupts = ; > > // etc > > }; > > > > vcodec_core@0x25000 { > > compatible = "mediatek,mtk-vcodec-core"; > > reg = <0x25000 0x1000>; /* VDEC_CORE_MISC */ > > interrupts = ; > > // etc > > }; > > }; > > > > Thanks, > > Ezequiel _______________________________________________ Linux-mediatek mailing list Linux-mediatek@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-mediatek From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-12.2 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI, MENTIONS_GIT_HOSTING,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY, USER_AGENT_SANE_2 autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id B292AC433EF for ; Tue, 14 Sep 2021 12:16:30 +0000 (UTC) Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 7B24161155 for ; Tue, 14 Sep 2021 12:16:30 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.4.1 mail.kernel.org 7B24161155 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=lists.freedesktop.org Received: from gabe.freedesktop.org (localhost [127.0.0.1]) by gabe.freedesktop.org (Postfix) with ESMTP id AD8AC89944; Tue, 14 Sep 2021 12:16:28 +0000 (UTC) Received: from mailgw01.mediatek.com (unknown [60.244.123.138]) by gabe.freedesktop.org (Postfix) with ESMTPS id E24E089452 for ; Tue, 14 Sep 2021 12:16:26 +0000 (UTC) X-UUID: a1be9fabfa8643dbac1eca4be3bc9d8d-20210914 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:MIME-Version:Content-Type:References:In-Reply-To:Date:CC:To:From:Subject:Message-ID; bh=adSqRYNHJjIKQSMNvjW+uevqONE1tx3rtVypYeRw44A=; b=jU2j9iBMKm+jVXZjqe7lvs4pNbFC6ebId8WKtQfUFDouEYfUP1e4Jn6ERhMpx9wm1Ic+TjcsJZfFjYDSnOt7iYz5GqkSLmbyvUfbEZxceynKI66/qwyBM0m8VA3ZX9gnx9BaZGYmmIq6ektK+jUXMZfvOn0c4/Cgz7O+i8vtIRI=; X-UUID: a1be9fabfa8643dbac1eca4be3bc9d8d-20210914 Received: from mtkcas06.mediatek.inc [(172.21.101.30)] by mailgw01.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 1536403208; Tue, 14 Sep 2021 20:16:23 +0800 Received: from mtkcas07.mediatek.inc (172.21.101.84) by mtkmbs07n1.mediatek.inc (172.21.101.16) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 14 Sep 2021 20:16:21 +0800 Received: from mhfsdcap04 (10.17.3.154) by mtkcas07.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Tue, 14 Sep 2021 20:16:20 +0800 Message-ID: Subject: Re: [PATCH v6, 00/15] Using component framework to support multi hardware decode From: "yunfei.dong@mediatek.com" To: Ezequiel Garcia CC: Alexandre Courbot , Hans Verkuil , Tzung-Bi Shih , "Tiffany Lin" , Andrew-CT Chen , Mauro Carvalho Chehab , Rob Herring , Matthias Brugger , Tomasz Figa , Laurent Pinchart , Daniel Vetter , dri-devel , Hsin-Yi Wang , Fritz Koenig , Irui Wang , linux-media , devicetree , Linux Kernel Mailing List , linux-arm-kernel , srv_heupstream , "moderated list:ARM/Mediatek SoC support" , Project_Global_Chrome_Upstream_Group Date: Tue, 14 Sep 2021 20:16:22 +0800 In-Reply-To: <3b9463e88d88ce85205da08f8263252da7726ade.camel@mediatek.com> References: <20210901083215.25984-1-yunfei.dong@mediatek.com> <3b9463e88d88ce85205da08f8263252da7726ade.camel@mediatek.com> Content-Type: text/plain; charset="UTF-8" X-Mailer: Evolution 3.28.5-0ubuntu0.18.04.2 MIME-Version: 1.0 X-MTK: N Content-Transfer-Encoding: base64 X-BeenThere: dri-devel@lists.freedesktop.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Direct Rendering Infrastructure - Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" SGkgRXplcXVpZWwsDQoNCk9uIEZyaSwgMjAyMS0wOS0wMyBhdCAxMTowOCArMDgwMCwgeXVuZmVp LmRvbmdAbWVkaWF0ZWsuY29tIHdyb3RlOg0KPiBIaSBFemVxdWllbCwNCj4gDQo+IFRoYW5rcyBm b3IgeW91ciBzdWdnZXN0aW9uLg0KPiBPbiBUaHUsIDIwMjEtMDktMDIgYXQgMTM6MzAgLTAzMDAs IEV6ZXF1aWVsIEdhcmNpYSB3cm90ZToNCj4gPiBPbiBXZWQsIDEgU2VwdCAyMDIxIGF0IDA1OjMy LCBZdW5mZWkgRG9uZyA8eXVuZmVpLmRvbmdAbWVkaWF0ZWsuY29tDQo+ID4gPg0KPiA+IHdyb3Rl Og0KPiA+ID4gDQo+ID4gPiBUaGlzIHNlcmllcyBhZGRzIHN1cHBvcnQgZm9yIG11bHRpIGhhcmR3 YXJlIGRlY29kZSBpbnRvIG10ay0NCj4gPiA+IHZjb2RlYywgDQo+ID4gPiBieSBmaXJzdA0KPiA+ ID4gYWRkaW5nIGNvbXBvbmVudCBmcmFtZXdvcmsgdG8gbWFuYWdlIGVhY2ggaGFyZHdhcmUgaW5m b3JtYXRpb246DQo+ID4gPiBpbnRlcnJ1cHQsDQo+ID4gPiBjbG9jaywgcmVnaXN0ZXIgYmFzZXMg YW5kIHBvd2VyLiBTZWNvbmRseSBhZGQgY29yZSB0aHJlYWQgdG8gZGVhbA0KPiA+ID4gd2l0aCBj b3JlDQo+ID4gPiBoYXJkd2FyZSBtZXNzYWdlLCBhdCB0aGUgc2FtZSB0aW1lLCBhZGQgbXNnIHF1 ZXVlIGZvciBkaWZmZXJlbnQNCj4gPiA+IGhhcmR3YXJlDQo+ID4gPiBzaGFyZSBtZXNzYWdlcy4g TGFzdGx5LCB0aGUgYXJjaGl0ZWN0dXJlIG9mIGRpZmZlcmVudCBzcGVjcyBhcmUNCj4gPiA+IG5v dA0KPiA+ID4gdGhlIHNhbWUsDQo+ID4gPiB1c2luZyBzcGVjcyB0eXBlIHRvIHNlcGFyYXRlIHRo ZW0uDQo+ID4gPiANCj4gPiA+IFRoaXMgc2VyaWVzIGhhcyBiZWVuIHRlc3RlZCB3aXRoIGJvdGgg TVQ4MTgzIGFuZCBNVDgxNzMuIERlY29kaW5nDQo+ID4gPiB3YXMgd29ya2luZw0KPiA+ID4gZm9y IGJvdGggY2hpcHMuDQo+ID4gPiANCj4gPiA+IFBhdGNoZXMgMX4zIHJld3JpdGUgZ2V0IHJlZ2lz dGVyIGJhc2VzIGFuZCBwb3dlciBvbi9vZmYNCj4gPiA+IGludGVyZmFjZS4NCj4gPiA+IA0KPiA+ ID4gUGF0Y2ggNCBhZGQgY29tcG9uZW50IGZyYW1ld29yayB0byBzdXBwb3J0IG11bHRpIGhhcmR3 YXJlLg0KPiA+ID4gDQo+ID4gPiBQYXRjaCA1IHNlcGFyYXRlIHZpZGVvIGVuY29kZXIgYW5kIGRl Y29kZXIgZG9jdW1lbnQNCj4gPiA+IA0KPiA+ID4gUGF0Y2hlcyA2LTE1IGFkZCBpbnRlcmZhY2Vz IHRvIHN1cHBvcnQgY29yZSBoYXJkd2FyZS4NCj4gPiA+IC0tLS0NCj4gPiA+IFRoaXMgcGF0Y2gg ZGVwZW5kZW50cyBvbiA6ICJtZWRpYTogbXRrLXZjb2RlYzogc3VwcG9ydCBmb3IgTVQ4MTgzDQo+ ID4gPiBkZWNvZGVyIlsxXSBhbmQNCj4gPiA+ICJNZWRpYXRlayBNVDgxOTIgY2xvY2sgc3VwcG9y dCJbMl0uDQo+ID4gPiANCj4gPiA+IDE6IE11bHRpIGhhcmR3YXJlIGRlY29kZSBpcyBiYXNlZCBv biBzdGF0ZWxlc3MgZGVjb2RlciwgTVQ4MTgzIGlzDQo+ID4gPiB0aGUgZmlyc3QgdGltZQ0KPiA+ ID4gdG8gYWRkIHN0YXRlbGVzcyBkZWNvZGVyLiBPdGhlcndpc2UgaXQgd2lsbCBjYXVzZSBjb25m bGljdC4gVGhpcw0KPiA+ID4gcGF0Y2ggd2lsbCBiZQ0KPiA+ID4gYWNjZXB0ZWQgaW4gNS4xNVsx XS4NCj4gPiA+IA0KPiA+ID4gMjogVGhlIGRlZmluaXRpb24gb2YgZGVjb2RlciBjbG9ja3MgYXJl IGluIG10ODE5Mi1jbGsuaCwgdGhpcw0KPiA+ID4gcGF0Y2gNCj4gPiA+IGFscmVhZHkgaW4gY2xr IHRyZWVbMl0uDQo+ID4gPiANCj4gPiA+IFsxXQ0KPiA+ID4gDQpodHRwczovL3BhdGNod29yay5s aW51eHR2Lm9yZy9wcm9qZWN0L2xpbnV4LW1lZGlhL2xpc3QvP3Nlcmllcz01ODI2DQo+ID4gPiBb Ml0NCj4gPiA+IA0KaHR0cHM6Ly9naXQua2VybmVsLm9yZy9wdWIvc2NtL2xpbnV4L2tlcm5lbC9n aXQvY2xrL2xpbnV4LmdpdC9jb21taXQvP2g9Y2xrLW5leHQmaWQ9ZjM1ZjFhMjNlMGUxMmUzMTcz ZTllOWRlZGJjMTUwZDEzOTAyNzE4OQ0KPiA+ID4gLS0tLQ0KPiA+ID4gQ2hhbmdlcyBjb21wYXJl ZCB3aXRoIHY1Og0KPiA+ID4gLUFkZCBkZWNvZGVyIGhhcmR3YXJlIGJsb2NrIGRpYWdyYW0gZm9y IHBhdGNoIDEzLzE1DQo+ID4gPiANCj4gPiANCj4gPiANCj4gPiBUaGUgZGlzY3Vzc2lvbiBvbiB2 NSB3YXMgc3RpbGwgb24tZ29pbmcsIHNvIHNlbmRpbmcgdGhpcyB2Ng0KPiA+IGlzIG5vdCBoZWxw ZnVsLiBUaGUgY29udGV4dCBmb3IgdjUncyBkaXNjdXNzaW9uIGlzIG5vdyBoYXJkZXIgdG8NCj4g PiBmaW5kLg0KPiA+IA0KPiA+IFBsZWFzZSBhdm9pZCBzZW5kaW5nIGEgbmV3IHZlcnNpb24gd2l0 aG91dCBwcm9wZXJseQ0KPiA+IGRpc2N1c3NpbmcgYWxsIHRoZSBmZWVkYmFjaywgYW5kIHdpdGhv dXQgcmVhY2hpbmcgY29uc2Vuc3VzLg0KPiA+IFRoaXMgaXMgdmVyeSBpbXBvcnRhbnQsIHBsZWFz ZSBrZWVwIGl0IGluIG1pbmQuDQo+ID4gDQo+IA0KPiBUaGFua3MgZm9yIHlvdXIgcmVtaW5kLCBJ IHdpbGwga2VlcCB0aGlzIHBhdGNoIHVudGlsIGdldCB0aGUNCj4gc29sdXRpb24uDQo+IA0KPiA+ IFNwZWNpZmljYWxseSwgdGhlIGZlZWRiYWNrIG9uIHY1IHdhcyBOQUssIHdpdGggdGhlIHJlcXVl c3QgdG8gYXZvaWQNCj4gPiB1c2luZyBhbnkgYXN5bmMgZnJhbWV3b3JrLCBhbmQgaW5zdGVhZCB0 cnkgdG8gZmluZCBhIHNpbXBsZXINCj4gPiBzb2x1dGlvbi4NCj4gPiANCj4gPiBGb3IgaW5zdGFu Y2UsIHlvdSBjYW4gbW9kZWwgdGhpbmdzIHdpdGggYSBidXMtbGlrZSBwYXR0ZXJuLA0KPiA+IHdo aWNoIHRpZXMgYWxsIHRoZSBkZXZpY2VzIHRvZ2V0aGVyLCB1bmRlciBhIHBhcmVudCBub2RlLg0K PiA+IFRoaXMgcGF0dGVybiBpcyBjb21tb24gaW4gdGhlIGtlcm5lbCwgdGhlIHBhcmVudA0KPiA+ IG5vZGUgY2FuIHVzZSBvZl9wbGF0Zm9ybV9wb3B1bGF0ZSBvciBzaW1pbGFyDQo+ID4gKGdpdCBn cmVwIG9mX3BsYXRmb3JtX3BvcHVsYXRlLCB5b3Ugd2lsbCBzZWUgcGxlbnR5IG9mIGV4YW1wbGVz KS4NCj4gPiANCj4gPiBZb3Ugd2lsbCBzdGlsbCBoYXZlIHRvIGRvIHNvbWUgd29yayB0byBoYXZl IHRoZSBwcm9wZXINCj4gPiByZWdzIHJlc291cmNlcywgYnV0IHRoaXMgaXMgZG9hYmxlLiBFYWNo IGNoaWxkIGlzIGEgZGV2aWNlLA0KPiA+IHNvIGl0IGNhbiBoYXZlIGl0cyBvd24gcmVzb3VyY2Vz IChjbG9ja3MsIGludGVycnVwdHMsIGlvbW11cykuDQo+ID4gDQo+ID4gWW91IGRvbid0IG5lZWQg YW55IGFzeW5jIGZyYW1ld29yay4NCj4gPiANCj4gDQpUaGFua3MgZm9yIHlvdXIgc3VnZ2VzdGlv biB2ZXJ5IG11Y2gsIGFuZCB0aGVyZSBhcmUgc2V2ZXJhbCBhY3Rpb25zDQpuZWVkIHRvIGNoZWNr Lg0KDQoxOiBUaGUgaW9tbXUgcmVnaXN0ZXIgbGlrZSB0aGlzOg0KcmV0ID0gYnVzX3NldF9pb21t dSgmcGxhdGZvcm1fYnVzX3R5cGUsDQombXRrX2lvbW11X29wcyk7IA0KSXQgZXhwZWN0IHRoZSBj b25zdW1lciBpcyBhIHN0YW5kYXJkIHBsYXRmb3JtIGRldmljZS4NCm90aGVyd2lzZSBpdA0KY291 bGQgbm90IGVudGVyIHRvIHRoZSBpb21tdSBvZl94bGF0ZS4pDQoNClNvIGlmIHB1dHRpbmcgdGhl IGlvbW11cyBwcm9wZXJ0eSBpbiB0aGUgY2hpbGQgbm9kZSwgYWxsIHRoZSBjaGlsZA0KZGV2aWNl IG5lZWQgdG8gcmVnaXN0ZXJlZCBhcyBwbGF0Zm9ybSBkZXZpY2UuDQoNCjI6IEZvciB0aGUgaW50 ZXJydXB0IGluIGVhY2ggY2hpbGQgbm9kZSwgYnV0IHRoZSBsb2dpY2FsIHByb2Nlc3NpbmcgaW4N CnBhcmVudCBwYXJ0LiBDaGlsZCBhbmQgcGFyZW50IG5lZWQgdG8gc2VuZCBtZXNzYWdlIGZvciBl YWNoIG90aGVyLiBJbg0Kb3JkZXIgdG8gY29udHJvbCBjbGsvcG93ZXIvaXJxIGZvciBtdWx0aSBp bnN0YW5jZSwgbmVlZCBzZW5kIG1lc3NhZ2UgdG8NCmNoaWxkIHRvIHNlcGFyYXRlIGRpZmZlcmVu dCBoYXJkd2FyZTsgY2hpbGQgYWxzbyBuZWVkIHNlbmQgbWVzc2FnZSB0bw0KcGFyZW50IHdoZW4g Z2V0IGludGVycnVwdC4NCg0KMzogQWJvdXQgQ2hlbi1ZdSdzIG1haWwsIGRvIHlvdSBoYXZlIGFu eSBhZHZpY2U/DQoNCkRvIHlvdSBoYXZlIGFueSBzdWdnZXN0aW9uIGFib3V0IHRoZXNlIHR3byBz Y2VuYXJpb3M/DQpJJ20gdmVyeSBoYXBweSB0byBnZXQgeW91ciByZXBseS4NCg0KVGhhbmtzDQpZ dW5mZWkgRG9uZw0KDQo+ID4gICAgIHZjb2RlY19kZWM6IHZjb2RlY19kZWNAMTYwMDAwMDAgew0K PiA+ICAgICAgICAgY29tcGF0aWJsZSA9ICJtZWRpYXRlayxtdDgxOTItdmNvZGVjLWRlYyI7DQo+ ID4gICAgICAgICByZWcgPSA8c29tZXRoaW5nPjsNCj4gPiAgICAgICAgIG1lZGlhdGVrLHNjcCA9 IDwmc2NwPjsNCj4gPiAgICAgICAgIGlvbW11cyA9IDwmaW9tbXUwIE00VV9QT1JUX0w0X1ZERUNf TUNfRVhUPjsNCj4gPiAgICAgICAgIGRtYS1yYW5nZXMgPSA8MHgxIDB4MCAweDAgMHg0MDAwMDAw MCAweDAgMHhmZmYwMDAwMD47DQo+ID4gDQo+ID4gICAgICAgICB2Y29kZWNfbGF0QDB4MTAwMDAg ew0KPiA+ICAgICAgICAgICAgIGNvbXBhdGlibGUgPSAibWVkaWF0ZWssbXRrLXZjb2RlYy1sYXQi Ow0KPiA+ICAgICAgICAgICAgIHJlZyA9IDwweDEwMDAwIDB4ODAwPjsgICAgICAvKiBWREVDX01J U0MgKi8NCj4gPiAgICAgICAgICAgICBpbnRlcnJ1cHRzID0gPEdJQ19TUEkgNDI2IElSUV9UWVBF X0xFVkVMX0hJR0ggMD47DQo+ID4gICAgICAgICAgICAgLy8gZXRjDQo+ID4gICAgICAgICB9Ow0K PiA+IA0KPiA+ICAgICAgICAgdmNvZGVjX2NvcmVAMHgyNTAwMCB7DQo+ID4gICAgICAgICAgICBj b21wYXRpYmxlID0gIm1lZGlhdGVrLG10ay12Y29kZWMtY29yZSI7DQo+ID4gICAgICAgICAgICBy ZWcgPSA8MHgyNTAwMCAweDEwMDA+OyAgICAgIC8qIFZERUNfQ09SRV9NSVNDICovDQo+ID4gICAg ICAgICAgICBpbnRlcnJ1cHRzID0gPEdJQ19TUEkgNDI1IElSUV9UWVBFX0xFVkVMX0hJR0ggMD47 DQo+ID4gICAgICAgICAgICAvLyBldGMNCj4gPiAgICAgICAgIH07DQo+ID4gICAgIH07DQo+ID4g DQo+ID4gVGhhbmtzLA0KPiA+IEV6ZXF1aWVsDQo= From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-10.6 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI, MENTIONS_GIT_HOSTING,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY, USER_AGENT_SANE_2 autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 9F64AC433F5 for ; Tue, 14 Sep 2021 12:18:57 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 6FFB761155 for ; Tue, 14 Sep 2021 12:18:57 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.4.1 mail.kernel.org 6FFB761155 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Date:CC:To:From:Subject:Message-ID:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=EQ6q4SfGbEJfPqMzE19DePubbTwCCrxuQheYDhno/fA=; b=gkUMoZy2YWFJp5 94kytUSWfhowt0Aqbd7O9E+EeuKRj70o+rIYFPPEvl9k9K70WQl+isbCdbNlR/V4T/rc1J9keBYL9 cpyjjldvuPPF4iLY5C27oiujcEHAdJGHUNupK0SOPRClyq4/Gx0YOVqGkuftwLQ4Wo4yQeHSKTD6f fI+cUoaGDVBcNQqnzGDFzL+QlYqgTiv1VZvKUeZRmuKEfqLMqGqwZkavrbky/Jrn0y4CB6ugLZC7s Hn931mFJM1Qet8N/ilcL4ohug1UJmAOlA8Ndlsq2LtdvHe3p2Ink4QuM9jAF0D1kZWk2aLDFByHZF NRHEauCaA2P7Qy49LGuA==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1mQ7Mp-005bwQ-LM; Tue, 14 Sep 2021 12:16:52 +0000 Received: from mailgw01.mediatek.com ([216.200.240.184]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1mQ7MT-005blj-A8; Tue, 14 Sep 2021 12:16:32 +0000 X-UUID: 6356f10082404af8b0dae20fded1a72e-20210914 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:MIME-Version:Content-Type:References:In-Reply-To:Date:CC:To:From:Subject:Message-ID; bh=adSqRYNHJjIKQSMNvjW+uevqONE1tx3rtVypYeRw44A=; b=jU2j9iBMKm+jVXZjqe7lvs4pNbFC6ebId8WKtQfUFDouEYfUP1e4Jn6ERhMpx9wm1Ic+TjcsJZfFjYDSnOt7iYz5GqkSLmbyvUfbEZxceynKI66/qwyBM0m8VA3ZX9gnx9BaZGYmmIq6ektK+jUXMZfvOn0c4/Cgz7O+i8vtIRI=; X-UUID: 6356f10082404af8b0dae20fded1a72e-20210914 Received: from mtkcas66.mediatek.inc [(172.29.193.44)] by mailgw01.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 1860225279; Tue, 14 Sep 2021 05:16:25 -0700 Received: from mtkmbs07n1.mediatek.inc (172.21.101.16) by MTKMBS62N2.mediatek.inc (172.29.193.42) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 14 Sep 2021 05:16:23 -0700 Received: from mtkcas07.mediatek.inc (172.21.101.84) by mtkmbs07n1.mediatek.inc (172.21.101.16) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 14 Sep 2021 20:16:21 +0800 Received: from mhfsdcap04 (10.17.3.154) by mtkcas07.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Tue, 14 Sep 2021 20:16:20 +0800 Message-ID: Subject: Re: [PATCH v6, 00/15] Using component framework to support multi hardware decode From: "yunfei.dong@mediatek.com" To: Ezequiel Garcia CC: Alexandre Courbot , Hans Verkuil , Tzung-Bi Shih , "Tiffany Lin" , Andrew-CT Chen , Mauro Carvalho Chehab , Rob Herring , Matthias Brugger , Tomasz Figa , Laurent Pinchart , Daniel Vetter , dri-devel , Hsin-Yi Wang , Fritz Koenig , Irui Wang , linux-media , devicetree , Linux Kernel Mailing List , linux-arm-kernel , srv_heupstream , "moderated list:ARM/Mediatek SoC support" , Project_Global_Chrome_Upstream_Group Date: Tue, 14 Sep 2021 20:16:22 +0800 In-Reply-To: <3b9463e88d88ce85205da08f8263252da7726ade.camel@mediatek.com> References: <20210901083215.25984-1-yunfei.dong@mediatek.com> <3b9463e88d88ce85205da08f8263252da7726ade.camel@mediatek.com> X-Mailer: Evolution 3.28.5-0ubuntu0.18.04.2 MIME-Version: 1.0 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20210914_051629_420032_473F0CB2 X-CRM114-Status: GOOD ( 43.85 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Hi Ezequiel, On Fri, 2021-09-03 at 11:08 +0800, yunfei.dong@mediatek.com wrote: > Hi Ezequiel, > > Thanks for your suggestion. > On Thu, 2021-09-02 at 13:30 -0300, Ezequiel Garcia wrote: > > On Wed, 1 Sept 2021 at 05:32, Yunfei Dong > > > > wrote: > > > > > > This series adds support for multi hardware decode into mtk- > > > vcodec, > > > by first > > > adding component framework to manage each hardware information: > > > interrupt, > > > clock, register bases and power. Secondly add core thread to deal > > > with core > > > hardware message, at the same time, add msg queue for different > > > hardware > > > share messages. Lastly, the architecture of different specs are > > > not > > > the same, > > > using specs type to separate them. > > > > > > This series has been tested with both MT8183 and MT8173. Decoding > > > was working > > > for both chips. > > > > > > Patches 1~3 rewrite get register bases and power on/off > > > interface. > > > > > > Patch 4 add component framework to support multi hardware. > > > > > > Patch 5 separate video encoder and decoder document > > > > > > Patches 6-15 add interfaces to support core hardware. > > > ---- > > > This patch dependents on : "media: mtk-vcodec: support for MT8183 > > > decoder"[1] and > > > "Mediatek MT8192 clock support"[2]. > > > > > > 1: Multi hardware decode is based on stateless decoder, MT8183 is > > > the first time > > > to add stateless decoder. Otherwise it will cause conflict. This > > > patch will be > > > accepted in 5.15[1]. > > > > > > 2: The definition of decoder clocks are in mt8192-clk.h, this > > > patch > > > already in clk tree[2]. > > > > > > [1] > > > https://patchwork.linuxtv.org/project/linux-media/list/?series=5826 > > > [2] > > > https://git.kernel.org/pub/scm/linux/kernel/git/clk/linux.git/commit/?h=clk-next&id=f35f1a23e0e12e3173e9e9dedbc150d139027189 > > > ---- > > > Changes compared with v5: > > > -Add decoder hardware block diagram for patch 13/15 > > > > > > > > > The discussion on v5 was still on-going, so sending this v6 > > is not helpful. The context for v5's discussion is now harder to > > find. > > > > Please avoid sending a new version without properly > > discussing all the feedback, and without reaching consensus. > > This is very important, please keep it in mind. > > > > Thanks for your remind, I will keep this patch until get the > solution. > > > Specifically, the feedback on v5 was NAK, with the request to avoid > > using any async framework, and instead try to find a simpler > > solution. > > > > For instance, you can model things with a bus-like pattern, > > which ties all the devices together, under a parent node. > > This pattern is common in the kernel, the parent > > node can use of_platform_populate or similar > > (git grep of_platform_populate, you will see plenty of examples). > > > > You will still have to do some work to have the proper > > regs resources, but this is doable. Each child is a device, > > so it can have its own resources (clocks, interrupts, iommus). > > > > You don't need any async framework. > > > Thanks for your suggestion very much, and there are several actions need to check. 1: The iommu register like this: ret = bus_set_iommu(&platform_bus_type, &mtk_iommu_ops); It expect the consumer is a standard platform device. otherwise it could not enter to the iommu of_xlate.) So if putting the iommus property in the child node, all the child device need to registered as platform device. 2: For the interrupt in each child node, but the logical processing in parent part. Child and parent need to send message for each other. In order to control clk/power/irq for multi instance, need send message to child to separate different hardware; child also need send message to parent when get interrupt. 3: About Chen-Yu's mail, do you have any advice? Do you have any suggestion about these two scenarios? I'm very happy to get your reply. Thanks Yunfei Dong > > vcodec_dec: vcodec_dec@16000000 { > > compatible = "mediatek,mt8192-vcodec-dec"; > > reg = ; > > mediatek,scp = <&scp>; > > iommus = <&iommu0 M4U_PORT_L4_VDEC_MC_EXT>; > > dma-ranges = <0x1 0x0 0x0 0x40000000 0x0 0xfff00000>; > > > > vcodec_lat@0x10000 { > > compatible = "mediatek,mtk-vcodec-lat"; > > reg = <0x10000 0x800>; /* VDEC_MISC */ > > interrupts = ; > > // etc > > }; > > > > vcodec_core@0x25000 { > > compatible = "mediatek,mtk-vcodec-core"; > > reg = <0x25000 0x1000>; /* VDEC_CORE_MISC */ > > interrupts = ; > > // etc > > }; > > }; > > > > Thanks, > > Ezequiel _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel