From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-3.8 required=3.0 tests=HEADER_FROM_DIFFERENT_DOMAINS, MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED autolearn=no autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id BD279C10F14 for ; Tue, 8 Oct 2019 12:57:33 +0000 (UTC) Received: from dpdk.org (dpdk.org [92.243.14.124]) by mail.kernel.org (Postfix) with ESMTP id 39904218DE for ; Tue, 8 Oct 2019 12:57:32 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 39904218DE Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=linux.intel.com Authentication-Results: mail.kernel.org; spf=pass smtp.mailfrom=dev-bounces@dpdk.org Received: from [92.243.14.124] (localhost [127.0.0.1]) by dpdk.org (Postfix) with ESMTP id 57FB41BFB0; Tue, 8 Oct 2019 14:57:32 +0200 (CEST) Received: from mga18.intel.com (mga18.intel.com [134.134.136.126]) by dpdk.org (Postfix) with ESMTP id 28B701BFAA for ; Tue, 8 Oct 2019 14:57:29 +0200 (CEST) X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from fmsmga001.fm.intel.com ([10.253.24.23]) by orsmga106.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 08 Oct 2019 05:57:29 -0700 X-IronPort-AV: E=Sophos;i="5.67,270,1566889200"; d="scan'208";a="206630085" Received: from fyigit-mobl.ger.corp.intel.com (HELO [10.237.221.10]) ([10.237.221.10]) by fmsmga001-auth.fm.intel.com with ESMTP/TLS/AES256-SHA; 08 Oct 2019 05:57:26 -0700 To: Yongseok Koh , Adrien Mazarguil Cc: Shahaf Shuler , Thomas Monjalon , Ferruh Yigit , Andrew Rybchenko , Olivier Matz , dev , Slava Ovsiienko References: <20190603213231.27020-3-yskoh@mellanox.com> <20190704232302.19582-1-yskoh@mellanox.com> <20190705135404.GR4512@6wind.com> <6EE319CD-4BBC-47BF-AAE5-2165B8C1D491@mellanox.com> <20190709083806.GS4512@6wind.com> <20190711015948.GA21363@mtidpdk.mti.labs.mlnx> From: "Yigit, Ferruh" Openpgp: preference=signencrypt Autocrypt: addr=ferruh.yigit@linux.intel.com; keydata= mQINBFXZCFABEADCujshBOAaqPZpwShdkzkyGpJ15lmxiSr3jVMqOtQS/sB3FYLT0/d3+bvy qbL9YnlbPyRvZfnP3pXiKwkRoR1RJwEo2BOf6hxdzTmLRtGtwWzI9MwrUPj6n/ldiD58VAGQ +iR1I/z9UBUN/ZMksElA2D7Jgg7vZ78iKwNnd+vLBD6I61kVrZ45Vjo3r+pPOByUBXOUlxp9 GWEKKIrJ4eogqkVNSixN16VYK7xR+5OUkBYUO+sE6etSxCr7BahMPKxH+XPlZZjKrxciaWQb +dElz3Ab4Opl+ZT/bK2huX+W+NJBEBVzjTkhjSTjcyRdxvS1gwWRuXqAml/sh+KQjPV1PPHF YK5LcqLkle+OKTCa82OvUb7cr+ALxATIZXQkgmn+zFT8UzSS3aiBBohg3BtbTIWy51jNlYdy ezUZ4UxKSsFuUTPt+JjHQBvF7WKbmNGS3fCid5Iag4tWOfZoqiCNzxApkVugltxoc6rG2TyX CmI2rP0mQ0GOsGXA3+3c1MCdQFzdIn/5tLBZyKy4F54UFo35eOX8/g7OaE+xrgY/4bZjpxC1 1pd66AAtKb3aNXpHvIfkVV6NYloo52H+FUE5ZDPNCGD0/btFGPWmWRmkPybzColTy7fmPaGz cBcEEqHK4T0aY4UJmE7Ylvg255Kz7s6wGZe6IR3N0cKNv++O7QARAQABtCVGZXJydWggWWln aXQgPGZlcnJ1aC55aWdpdEBpbnRlbC5jb20+iQJUBBMBCgA+AhsDAh4BAheABQsJCAcDBRUK CQgLBRYCAwEAFiEE0jZTh0IuwoTjmYHH+TPrQ98TYR8FAl1meboFCQlupOoACgkQ+TPrQ98T YR9ACBAAv2tomhyxY0Tp9Up7mNGLfEdBu/7joB/vIdqMRv63ojkwr9orQq5V16V/25+JEAD0 60cKodBDM6HdUvqLHatS8fooWRueSXHKYwJ3vxyB2tWDyZrLzLI1jxEvunGodoIzUOtum0Ce gPynnfQCelXBja0BwLXJMplM6TY1wXX22ap0ZViC0m714U5U4LQpzjabtFtjT8qOUR6L7hfy YQ72PBuktGb00UR/N5UrR6GqB0x4W41aZBHXfUQnvWIMmmCrRUJX36hOTYBzh+x86ULgg7H2 1499tA4o6rvE13FiGccplBNWCAIroAe/G11rdoN5NBgYVXu++38gTa/MBmIt6zRi6ch15oLA Ln2vHOdqhrgDuxjhMpG2bpNE36DG/V9WWyWdIRlz3NYPCDM/S3anbHlhjStXHOz1uHOnerXM 1jEjcsvmj1vSyYoQMyRcRJmBZLrekvgZeh7nJzbPHxtth8M7AoqiZ/o/BpYU+0xZ+J5/szWZ aYxxmIRu5ejFf+Wn9s5eXNHmyqxBidpCWvcbKYDBnkw2+Y9E5YTpL0mS0dCCOlrO7gca27ux ybtbj84aaW1g0CfIlUnOtHgMCmz6zPXThb+A8H8j3O6qmPoVqT3qnq3Uhy6GOoH8Fdu2Vchh TWiF5yo+pvUagQP6LpslffufSnu+RKAagkj7/RSuZV25Ag0EV9ZMvgEQAKc0Db17xNqtSwEv mfp4tkddwW9XA0tWWKtY4KUdd/jijYqc3fDD54ESYpV8QWj0xK4YM0dLxnDU2IYxjEshSB1T qAatVWz9WtBYvzalsyTqMKP3w34FciuL7orXP4AibPtrHuIXWQOBECcVZTTOdZYGAzaYzxiA ONzF9eTiwIqe9/oaOjTwTLnOarHt16QApTYQSnxDUQljeNvKYt1lZE/gAUUxNLWsYyTT+22/ vU0GDUahsJxs1+f1yEr+OGrFiEAmqrzpF0lCS3f/3HVTU6rS9cK3glVUeaTF4+1SK5ZNO35p iVQCwphmxa+dwTG/DvvHYCtgOZorTJ+OHfvCnSVjsM4kcXGjJPy3JZmUtyL9UxEbYlrffGPQ I3gLXIGD5AN5XdAXFCjjaID/KR1c9RHd7Oaw0Pdcq9UtMLgM1vdX8RlDuMGPrj5sQrRVbgYH fVU/TQCk1C9KhzOwg4Ap2T3tE1umY/DqrXQgsgH71PXFucVjOyHMYXXugLT8YQ0gcBPHy9mZ qw5mgOI5lCl6d4uCcUT0l/OEtPG/rA1lxz8ctdFBVOQOxCvwRG2QCgcJ/UTn5vlivul+cThi 6ERPvjqjblLncQtRg8izj2qgmwQkvfj+h7Ex88bI8iWtu5+I3K3LmNz/UxHBSWEmUnkg4fJl Rr7oItHsZ0ia6wWQ8lQnABEBAAGJAjwEGAEKACYCGwwWIQTSNlOHQi7ChOOZgcf5M+tD3xNh HwUCXWZ5wAUJB3FgggAKCRD5M+tD3xNhH2O+D/9OEz62YuJQLuIuOfL67eFTIB5/1+0j8Tsu o2psca1PUQ61SZJZOMl6VwNxpdvEaolVdrpnSxUF31kPEvR0Igy8HysQ11pj8AcgH0a9FrvU /8k2Roccd2ZIdpNLkirGFZR7LtRw41Kt1Jg+lafI0efkiHKMT/6D/P1EUp1RxOBNtWGV2hrd 0Yg9ds+VMphHHU69fDH02SwgpvXwG8Qm14Zi5WQ66R4CtTkHuYtA63sS17vMl8fDuTCtvfPF HzvdJLIhDYN3Mm1oMjKLlq4PUdYh68Fiwm+boJoBUFGuregJFlO3hM7uHBDhSEnXQr5mqpPM 6R/7Q5BjAxrwVBisH0yQGjsWlnysRWNfExAE2sRePSl0or9q19ddkRYltl6X4FDUXy2DTXa9 a+Fw4e1EvmcF3PjmTYs9IE3Vc64CRQXkhujcN4ZZh5lvOpU8WgyDxFq7bavFnSS6kx7Tk29/ wNJBp+cf9qsQxLbqhW5kfORuZGecus0TLcmpZEFKKjTJBK9gELRBB/zoN3j41hlEl7uTUXTI JQFLhpsFlEdKLujyvT/aCwP3XWT+B2uZDKrMAElF6ltpTxI53JYi22WO7NH7MR16Fhi4R6vh FHNBOkiAhUpoXRZXaCR6+X4qwA8CwHGqHRBfYFSU/Ulq1ZLR+S3hNj2mbnSx0lBs1eEqe2vh cA== Message-ID: Date: Tue, 8 Oct 2019 13:57:22 +0100 MIME-Version: 1.0 In-Reply-To: <20190711015948.GA21363@mtidpdk.mti.labs.mlnx> Content-Type: text/plain; charset=utf-8 Content-Language: en-US Content-Transfer-Encoding: 7bit Subject: Re: [dpdk-dev] [PATCH] ethdev: add flow tag X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.15 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" On 7/11/2019 2:59 AM, Yongseok Koh wrote: > On Tue, Jul 09, 2019 at 10:38:06AM +0200, Adrien Mazarguil wrote: >> On Fri, Jul 05, 2019 at 06:05:50PM +0000, Yongseok Koh wrote: >>>> On Jul 5, 2019, at 6:54 AM, Adrien Mazarguil wrote: >>>> >>>> On Thu, Jul 04, 2019 at 04:23:02PM -0700, Yongseok Koh wrote: >>>>> A tag is a transient data which can be used during flow match. This can be >>>>> used to store match result from a previous table so that the same pattern >>>>> need not be matched again on the next table. Even if outer header is >>>>> decapsulated on the previous match, the match result can be kept. >>>>> >>>>> Some device expose internal registers of its flow processing pipeline and >>>>> those registers are quite useful for stateful connection tracking as it >>>>> keeps status of flow matching. Multiple tags are supported by specifying >>>>> index. >>>>> >>>>> Example testpmd commands are: >>>>> >>>>> flow create 0 ingress pattern ... / end >>>>> actions set_tag index 2 value 0xaa00bb mask 0xffff00ff / >>>>> set_tag index 3 value 0x123456 mask 0xffffff / >>>>> vxlan_decap / jump group 1 / end >>>>> >>>>> flow create 0 ingress pattern ... / end >>>>> actions set_tag index 2 value 0xcc00 mask 0xff00 / >>>>> set_tag index 3 value 0x123456 mask 0xffffff / >>>>> vxlan_decap / jump group 1 / end >>>>> >>>>> flow create 0 ingress group 1 >>>>> pattern tag index is 2 value spec 0xaa00bb value mask 0xffff00ff / >>>>> eth ... / end >>>>> actions ... jump group 2 / end >>>>> >>>>> flow create 0 ingress group 1 >>>>> pattern tag index is 2 value spec 0xcc00 value mask 0xff00 / >>>>> tag index is 3 value spec 0x123456 value mask 0xffffff / >>>>> eth ... / end >>>>> actions ... / end >>>>> >>>>> flow create 0 ingress group 2 >>>>> pattern tag index is 3 value spec 0x123456 value mask 0xffffff / >>>>> eth ... / end >>>>> actions ... / end >>>>> >>>>> Signed-off-by: Yongseok Koh >>>> >>>> Hi Yongseok, >>>> >>>> Only high level questions for now, while it unquestionably looks useful, >>>> from a user standpoint exposing the separate index seems redundant and not >>>> necessarily convenient. Using the following example to illustrate: >>>> >>>> actions set_tag index 3 value 0x123456 mask 0xfffff >>>> >>>> pattern tag index is 3 value spec 0x123456 value mask 0xffffff >>>> >>>> I might be missing something, but why isn't this enough: >>>> >>>> pattern tag index is 3 # match whatever is stored at index 3 >>>> >>>> Assuming it can work, then why bother with providing value spec/mask on >>>> set_tag? A flow rule pattern matches something, sets some arbitrary tag to >>>> be matched by a subsequent flow rule and that's it. It even seems like >>>> relying on the index only on both occasions is enough for identification. >>>> >>>> Same question for the opposite approach; relying on the value, never >>>> mentioning the index. >>>> >>>> I'm under the impression that the index is a hardware-specific constraint >>>> that shouldn't be exposed (especially since it's an 8-bit field). If so, a >>>> PMD could keep track of used indices without having them exposed through the >>>> public API. >>> >>> >>> Thank you for review, Adrien. >>> Hope you are doing well. It's been long since we talked each other. :-) >> >> Yeah clearly! Hope you're doing well too. I'm somewhat busy hence slow to >> answer these days... >> >> hey! >> no private talks! >> >> Back to the topic: >> >>> Your approach will work too in general but we have a request from customer that >>> they want to partition this limited tag storage. Assuming that HW exposes 32bit >>> tags (those are 'registers' in HW pipeline in mlx5 HW). Then, customers want to >>> store multiple data even in a 32-bit storage. For example, 16bit vlan tag, 8bit >>> table id and 8bit flow id. As they want to split one 32bit storage, I thought it >>> is better to provide mask when setting/matching the value. Even some customer >>> wants to store multiple flags bit by bit like ol_flags. They do want to alter >>> only partial bits. >>> >>> And for the index, it is to reference an entry of tags array as HW can provide >>> larger registers than 32-bit. For example, mlx5 HW would provide 4 of 32b >>> storage which users can use for their own sake. >>> tag[0], tag[1], tag[2], tag[3] >> >> OK, looks like I missed the point then. I initially took it for a funky >> alternative to RTE_FLOW_ITEM_TYPE_META & RTE_FLOW_ACTION_TYPE_SET_META >> (ingress extended [1]) but while it could be used like that, it's more of a >> way to temporarily store and retrieve a small amount of data, correct? > > Correct. > >> Out of curiosity, are these registers independent from META and other >> items/actions in mlx5, otherwise what happens if they are combined? > > I thought about combining it but I chose this way. Because it is transient. META > can be set by packet descriptor on Tx and can be delivered to host via mbuf on > Rx, but this TAG item can't. If I combine it, users have to query this > capability for each 32b storage. And also, there should be a way to request data > from such storages (i.e. new action , e.g. copy_meta). Let's say there are 4x32b > storages - meta[4]. If user wants to get one 32b data (meta[i]) out of them to > mbuf->metadata, it should be something like, > ingress / pattern .. / > actions ... set_meta index i data x / copy_meta_to_rx index i > And if user wants to set meta[i] via mbuf on Tx, > egress / pattern meta index is i data is x ... / > actions ... copy_meta_to_tx index i > > For sure, user is also responsible for querying these capabilities per each > meta[] storage. > > As copy_meta_to_tx/rx isn't a real action, this example would confuse user. > egress / pattern meta index is i data is x ... / > actions ... copy_meta_to_tx index i > > User might misunderstand the order of two things - item meta and copy_meta > action. I also thought about having capability bits per each meta[] storage but > it also looked complex. > > I do think rte_flow item/action is better to be simple, atomic and intuitive. > That's why I made this choice. > >> Are there other uses for these registers? Say, referencing their contents >> from other places in a flow rule so they don't have to be hard-coded? > > Possible. > Actually, this feature is needed by connection tracking of OVS-DPDK. > >> Right now I'm still uncomfortable with such a feature in the public API >> because compared to META [1], this approach looks very hardware-specific and >> seemingly difficult to map on different HW architectures. > > I wouldn't say it is HW-specific. Like I explained above, I just define this new > item/action to make things easy-to-use and intuitive. > >> However, the main problem is that as described, its end purpose seems >> redundant with META, which I think can cover the use cases you gave. So what >> can an application do with this that couldn't be done in a more generic >> fashion through META? >> >> I may still be missing something and I'm open to ideas, but assuming it >> doesn't make it into the public rte_flow API, it remains an interesting >> feature on its own merit which could be added to DPDK as PMD-specific >> pattern items/actions [2]. mlx5 doesn't have any yet, but it's pretty common >> for PMDs to expose a public header that dedicated applications can include >> to use this kind of features (look for rte_pmd_*.h, e.g. rte_pmd_ixgbe.h). >> No problem with that. > > That's good info. Thanks. But still considering connection-tracking-like > use-cases, this transient storage on multi-table flow pipeline is quite useful. > > > thanks, > Yongseok > >> [1] "[PATCH] ethdev: extend flow metadata" >> https://eur03.safelinks.protection.outlook.com/?url=https%3A%2F%2Fmails.dpdk.org%2Farchives%2Fdev%2F2019-July%2F137305.html&data=02%7C01%7Cyskoh%40mellanox.com%7Ccd2d2d88786f43d9603708d70448c623%7Ca652971c7d2e4d9ba6a4d149256f461b%7C0%7C0%7C636982582929119170&sdata=4xI5tJ9pcVn1ooTwmZ1f0O%2BaY9p%2FL%2F8O23gr2OW7ZpI%3D&reserved=0 >> >> [2] "Negative types" >> https://eur03.safelinks.protection.outlook.com/?url=https%3A%2F%2Fdoc.dpdk.org%2Fguides%2Fprog_guide%2Frte_flow.html%23negative-types&data=02%7C01%7Cyskoh%40mellanox.com%7Ccd2d2d88786f43d9603708d70448c623%7Ca652971c7d2e4d9ba6a4d149256f461b%7C0%7C0%7C636982582929119170&sdata=gFYRsOd8RzINShMvMR%2FXFKwV5RHAwThsDrvwnCrDIiQ%3D&reserved=0 Is this RFC still valid, will there be any follow up? If not am marking it as rejected in next a few days.