From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 66A07C433FE for ; Tue, 9 Nov 2021 10:17:39 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 4D31160FD8 for ; Tue, 9 Nov 2021 10:17:39 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S245235AbhKIKUX (ORCPT ); Tue, 9 Nov 2021 05:20:23 -0500 Received: from mailgw01.mediatek.com ([60.244.123.138]:49440 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S243712AbhKIKUT (ORCPT ); Tue, 9 Nov 2021 05:20:19 -0500 X-UUID: 865e770e54cb46c6a02d7537a16a9ce2-20211109 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:MIME-Version:Content-Type:References:In-Reply-To:Date:CC:To:From:Subject:Message-ID; bh=lgB+CIAMiDCYGzfWesKt4W7X6tkU7sdlFZm48/brg6M=; b=KtHJuKZbTzNu91BPI8HimRXt6LLiLXrE8q/t5jzGj9l8lVuUbsUF/93IOTfV9sWY0NAf+douT5Fj033/7ihpOTQyANOqWz/ReWmD0TY9HUwJtqN83gvgAHbyeWUF7ibYvm+O7+gAZSkc7qwMN+84vF+olADrtJGebYnsBhSZH3U=; X-UUID: 865e770e54cb46c6a02d7537a16a9ce2-20211109 Received: from mtkexhb01.mediatek.inc [(172.21.101.102)] by mailgw01.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 560349093; Tue, 09 Nov 2021 18:17:28 +0800 Received: from mtkexhb02.mediatek.inc (172.21.101.103) by mtkmbs07n2.mediatek.inc (172.21.101.141) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 9 Nov 2021 18:17:27 +0800 Received: from mtkmbs10n1.mediatek.inc (172.21.101.34) by mtkexhb02.mediatek.inc (172.21.101.103) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 9 Nov 2021 18:17:26 +0800 Received: from mhfsdcap04 (10.17.3.154) by mtkmbs10n1.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.2.792.15 via Frontend Transport; Tue, 9 Nov 2021 18:17:24 +0800 Message-ID: Subject: Re: [PATCH v8, 07/17] dt-bindings: media: mtk-vcodec: Separate video encoder and decoder dt-bindings From: "yunfei.dong@mediatek.com" To: Dafna Hirschfeld , Alexandre Courbot , Hans Verkuil , "Tzung-Bi Shih" , Tiffany Lin , Andrew-CT Chen , Mauro Carvalho Chehab , Rob Herring , Matthias Brugger , Tomasz Figa CC: Hsin-Yi Wang , Fritz Koenig , Benjamin Gaignard , Daniel Vetter , dri-devel , Irui Wang , , , , , , , , Rob Herring , Ezequiel Garcia , "Collabora Kernel ML" Date: Tue, 9 Nov 2021 18:17:24 +0800 In-Reply-To: References: <20211029035527.454-1-yunfei.dong@mediatek.com> <20211029035527.454-8-yunfei.dong@mediatek.com> Content-Type: text/plain; charset="UTF-8" X-Mailer: Evolution 3.28.5-0ubuntu0.18.04.2 MIME-Version: 1.0 X-MTK: N Content-Transfer-Encoding: base64 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org SGkgRGFmbmEsDQoNClRoYW5rcyBmb3IgeW91ciBzdWdnZXN0aW9uLA0KT24gRnJpLCAyMDIxLTEw LTI5IGF0IDEzOjQ5ICswMjAwLCBEYWZuYSBIaXJzY2hmZWxkIHdyb3RlOg0KPiANCj4gT24gMjku MTAuMjEgMDU6NTUsIFl1bmZlaSBEb25nIHdyb3RlOg0KPiA+IERlY29kZXIgd2lsbCB1c2UgY29t cG9uZW50IGZyYW1ld29yayB0byBtYW5hZ2UgaGFyZHdhcmUsIGl0IGlzIGJpZw0KPiA+IGRpZmZl cmVuY2Ugd2l0aCBlbmNvZGVyLg0KPiA+IA0KPiA+IFJldmlld2VkLWJ5OiBSb2IgSGVycmluZzxy b2JoQGtlcm5lbC5vcmc+DQo+ID4gU2lnbmVkLW9mZi1ieTogWXVuZmVpIERvbmcgPHl1bmZlaS5k b25nQG1lZGlhdGVrLmNvbT4NCj4gPiAtLS0NCj4gPiAgIC4uLi9tZWRpYS9tZWRpYXRlayx2Y29k ZWMtZGVjb2Rlci55YW1sICAgICAgICB8IDE3Ng0KPiA+ICsrKysrKysrKysrKysrKysrDQo+ID4g ICAuLi4vbWVkaWEvbWVkaWF0ZWssdmNvZGVjLWVuY29kZXIueWFtbCAgICAgICAgfCAxODcNCj4g PiArKysrKysrKysrKysrKysrKysNCj4gPiAgIC4uLi9iaW5kaW5ncy9tZWRpYS9tZWRpYXRlay12 Y29kZWMudHh0ICAgICAgICB8IDEzMSAtLS0tLS0tLS0tLS0NCj4gPiAgIDMgZmlsZXMgY2hhbmdl ZCwgMzYzIGluc2VydGlvbnMoKyksIDEzMSBkZWxldGlvbnMoLSkNCj4gPiAgIGNyZWF0ZSBtb2Rl IDEwMDY0NA0KPiA+IERvY3VtZW50YXRpb24vZGV2aWNldHJlZS9iaW5kaW5ncy9tZWRpYS9tZWRp YXRlayx2Y29kZWMtDQo+ID4gZGVjb2Rlci55YW1sDQo+ID4gICBjcmVhdGUgbW9kZSAxMDA2NDQN Cj4gPiBEb2N1bWVudGF0aW9uL2RldmljZXRyZWUvYmluZGluZ3MvbWVkaWEvbWVkaWF0ZWssdmNv ZGVjLQ0KPiA+IGVuY29kZXIueWFtbA0KPiA+ICAgZGVsZXRlIG1vZGUgMTAwNjQ0DQo+ID4gRG9j dW1lbnRhdGlvbi9kZXZpY2V0cmVlL2JpbmRpbmdzL21lZGlhL21lZGlhdGVrLXZjb2RlYy50eHQN Cj4gPiANCj4gPiBkaWZmIC0tZ2l0DQo+ID4gYS9Eb2N1bWVudGF0aW9uL2RldmljZXRyZWUvYmlu ZGluZ3MvbWVkaWEvbWVkaWF0ZWssdmNvZGVjLQ0KPiA+IGRlY29kZXIueWFtbA0KPiA+IGIvRG9j dW1lbnRhdGlvbi9kZXZpY2V0cmVlL2JpbmRpbmdzL21lZGlhL21lZGlhdGVrLHZjb2RlYy0NCj4g PiBkZWNvZGVyLnlhbWwNCj4gPiBuZXcgZmlsZSBtb2RlIDEwMDY0NA0KPiA+IGluZGV4IDAwMDAw MDAwMDAwMC4uNWRlMzcwNjVmYmNlDQo+ID4gLS0tIC9kZXYvbnVsbA0KPiA+ICsrKyBiL0RvY3Vt ZW50YXRpb24vZGV2aWNldHJlZS9iaW5kaW5ncy9tZWRpYS9tZWRpYXRlayx2Y29kZWMtDQo+ID4g ZGVjb2Rlci55YW1sDQo+ID4gQEAgLTAsMCArMSwxNzYgQEANCj4gPiArIyBTUERYLUxpY2Vuc2Ut SWRlbnRpZmllcjogKEdQTC0yLjAtb25seSBPUiBCU0QtMi1DbGF1c2UpDQo+ID4gKw0KPiA+ICsl WUFNTCAxLjINCj4gPiArLS0tDQo+ID4gKyRpZDogDQo+ID4gaHR0cDovL2RldmljZXRyZWUub3Jn L3NjaGVtYXMvbWVkaWEvbWVkaWF0ZWssdmNvZGVjLWRlY29kZXIueWFtbCMNCj4gPiArJHNjaGVt YTogaHR0cDovL2RldmljZXRyZWUub3JnL21ldGEtc2NoZW1hcy9jb3JlLnlhbWwjDQo+ID4gKw0K PiA+ICt0aXRsZTogTWVkaWF0ZWsgVmlkZW8gRGVjb2RlIEFjY2VsZXJhdG9yIFdpdGggQ29tcG9u ZW50DQo+ID4gKw0KPiA+ICttYWludGFpbmVyczoNCj4gPiArICAtIFl1bmZlaSBEb25nIDx5dW5m ZWkuZG9uZ0BtZWRpYXRlay5jb20+DQo+ID4gKw0KPiA+ICtkZXNjcmlwdGlvbjogfCsNCj4gPiAr ICBNZWRpYXRlayBWaWRlbyBEZWNvZGUgaXMgdGhlIHZpZGVvIGRlY29kZSBoYXJkd2FyZSBwcmVz ZW50IGluDQo+ID4gTWVkaWF0ZWsNCj4gPiArICBTb0NzIHdoaWNoIHN1cHBvcnRzIGhpZ2ggcmVz b2x1dGlvbiBkZWNvZGluZyBmdW5jdGlvbmFsaXRpZXMuDQo+ID4gKw0KPiA+ICtwcm9wZXJ0aWVz Og0KPiA+ICsgIGNvbXBhdGlibGU6DQo+ID4gKyAgICBlbnVtOg0KPiA+ICsgICAgICAtIG1lZGlh dGVrLG10ODE3My12Y29kZWMtZGVjDQo+ID4gKyAgICAgIC0gbWVkaWF0ZWssbXQ4MTgzLXZjb2Rl Yy1kZWMNCj4gPiArDQo+ID4gKyAgcmVnOg0KPiA+ICsgICAgbWF4SXRlbXM6IDEyDQo+ID4gKw0K PiA+ICsgIGludGVycnVwdHM6DQo+ID4gKyAgICBtYXhJdGVtczogMQ0KPiA+ICsNCj4gPiArICBj bG9ja3M6DQo+ID4gKyAgICBtYXhJdGVtczogOA0KPiA+ICsNCj4gPiArICBjbG9jay1uYW1lczoN Cj4gPiArICAgIGl0ZW1zOg0KPiA+ICsgICAgICAtIGNvbnN0OiB2Y29kZWNwbGwNCj4gPiArICAg ICAgLSBjb25zdDogdW5pdnBsbF9kMg0KPiA+ICsgICAgICAtIGNvbnN0OiBjbGtfY2NpNDAwX3Nl bA0KPiA+ICsgICAgICAtIGNvbnN0OiB2ZGVjX3NlbA0KPiA+ICsgICAgICAtIGNvbnN0OiB2ZGVj cGxsDQo+ID4gKyAgICAgIC0gY29uc3Q6IHZlbmNwbGwNCj4gPiArICAgICAgLSBjb25zdDogdmVu Y19sdF9zZWwNCj4gPiArICAgICAgLSBjb25zdDogdmRlY19idXNfY2xrX3NyYw0KPiA+ICsNCj4g PiArICBhc3NpZ25lZC1jbG9ja3M6IHRydWUNCj4gPiArDQo+ID4gKyAgYXNzaWduZWQtY2xvY2st cGFyZW50czogdHJ1ZQ0KPiA+ICsNCj4gPiArICBhc3NpZ25lZC1jbG9jay1yYXRlczogdHJ1ZQ0K PiA+ICsNCj4gPiArICBwb3dlci1kb21haW5zOg0KPiA+ICsgICAgbWF4SXRlbXM6IDENCj4gPiAr DQo+ID4gKyAgaW9tbXVzOg0KPiA+ICsgICAgbWluSXRlbXM6IDENCj4gPiArICAgIG1heEl0ZW1z OiAzMg0KPiA+ICsgICAgZGVzY3JpcHRpb246IHwNCj4gPiArICAgICAgTGlzdCBvZiB0aGUgaGFy ZHdhcmUgcG9ydCBpbiByZXNwZWN0aXZlIElPTU1VIGJsb2NrIGZvcg0KPiA+IGN1cnJlbnQgU29j cy4NCj4gPiArICAgICAgUmVmZXIgdG8gYmluZGluZ3MvaW9tbXUvbWVkaWF0ZWssaW9tbXUueWFt bC4NCj4gPiArDQo+ID4gKyAgZG1hLXJhbmdlczoNCj4gPiArICAgIG1heEl0ZW1zOiAxDQo+ID4g KyAgICBkZXNjcmlwdGlvbjogfA0KPiA+ICsgICAgICBEZXNjcmliZXMgdGhlIHBoeXNpY2FsIGFk ZHJlc3Mgc3BhY2Ugb2YgSU9NTVUgbWFwcyB0bw0KPiA+IG1lbW9yeS4NCj4gPiArDQo+ID4gKyAg bWVkaWF0ZWssbGFyYjoNCj4gPiArICAgICRyZWY6IC9zY2hlbWFzL3R5cGVzLnlhbWwjL2RlZmlu aXRpb25zL3BoYW5kbGUNCj4gPiArICAgIG1heEl0ZW1zOiAxDQo+ID4gKyAgICBkZXNjcmlwdGlv bjogfA0KPiA+ICsgICAgICBNdXN0IGNvbnRhaW4gdGhlIGxvY2FsIGFyYml0ZXJzIGluIHRoZSBj dXJyZW50IFNvY3MuDQo+ID4gKw0KPiA+ICsgIG1lZGlhdGVrLHZwdToNCj4gPiArICAgICRyZWY6 IC9zY2hlbWFzL3R5cGVzLnlhbWwjL2RlZmluaXRpb25zL3BoYW5kbGUNCj4gPiArICAgIG1heEl0 ZW1zOiAxDQo+ID4gKyAgICBkZXNjcmlwdGlvbjoNCj4gPiArICAgICAgRGVzY3JpYmVzIHBvaW50 IHRvIHZwdS4NCj4gPiArDQo+ID4gKyAgbWVkaWF0ZWssc2NwOg0KPiA+ICsgICAgJHJlZjogL3Nj aGVtYXMvdHlwZXMueWFtbCMvZGVmaW5pdGlvbnMvcGhhbmRsZQ0KPiA+ICsgICAgbWF4SXRlbXM6 IDENCj4gPiArICAgIGRlc2NyaXB0aW9uOg0KPiA+ICsgICAgICBEZXNjcmliZXMgcG9pbnQgdG8g c2NwLg0KPiA+ICsNCj4gPiArcmVxdWlyZWQ6DQo+ID4gKyAgLSBjb21wYXRpYmxlDQo+ID4gKyAg LSByZWcNCj4gPiArICAtIGludGVycnVwdHMNCj4gPiArICAtIGNsb2Nrcw0KPiA+ICsgIC0gY2xv Y2stbmFtZXMNCj4gPiArICAtIGlvbW11cw0KPiA+ICsgIC0gYXNzaWduZWQtY2xvY2tzDQo+ID4g KyAgLSBhc3NpZ25lZC1jbG9jay1wYXJlbnRzDQo+ID4gKw0KPiA+ICthbGxPZjoNCj4gPiArICAt IGlmOg0KPiA+ICsgICAgICBwcm9wZXJ0aWVzOg0KPiA+ICsgICAgICAgIGNvbXBhdGlibGU6DQo+ ID4gKyAgICAgICAgICBjb250YWluczoNCj4gPiArICAgICAgICAgICAgZW51bToNCj4gPiArICAg ICAgICAgICAgICAtIG1lZGlhdGVrLG10ODE4My12Y29kZWMtZGVjDQo+ID4gKw0KPiA+ICsgICAg dGhlbjoNCj4gPiArICAgICAgcmVxdWlyZWQ6DQo+ID4gKyAgICAgICAgLSBtZWRpYXRlayxzY3AN Cj4gPiArDQo+ID4gKyAgLSBpZjoNCj4gPiArICAgICAgcHJvcGVydGllczoNCj4gPiArICAgICAg ICBjb21wYXRpYmxlOg0KPiA+ICsgICAgICAgICAgY29udGFpbnM6DQo+ID4gKyAgICAgICAgICAg IGVudW06DQo+ID4gKyAgICAgICAgICAgICAgLSBtZWRpYXRlayxtdDgxNzMtdmNvZGVjLWRlYw0K PiA+ICsNCj4gPiArICAgIHRoZW46DQo+ID4gKyAgICAgIHJlcXVpcmVkOg0KPiA+ICsgICAgICAg IC0gbWVkaWF0ZWssdnB1DQo+ID4gKw0KPiA+ICthZGRpdGlvbmFsUHJvcGVydGllczogZmFsc2UN Cj4gPiArDQo+ID4gK2V4YW1wbGVzOg0KPiA+ICsgIC0gfA0KPiA+ICsgICAgI2luY2x1ZGUgPGR0 LWJpbmRpbmdzL2ludGVycnVwdC1jb250cm9sbGVyL2FybS1naWMuaD4NCj4gPiArICAgICNpbmNs dWRlIDxkdC1iaW5kaW5ncy9jbG9jay9tdDgxNzMtY2xrLmg+DQo+ID4gKyAgICAjaW5jbHVkZSA8 ZHQtYmluZGluZ3MvbWVtb3J5L210ODE3My1sYXJiLXBvcnQuaD4NCj4gPiArICAgICNpbmNsdWRl IDxkdC1iaW5kaW5ncy9pbnRlcnJ1cHQtY29udHJvbGxlci9pcnEuaD4NCj4gPiArICAgICNpbmNs dWRlIDxkdC1iaW5kaW5ncy9wb3dlci9tdDgxNzMtcG93ZXIuaD4NCj4gPiArDQo+ID4gKyAgICB2 Y29kZWNfZGVjOiB2Y29kZWNAMTYwMDAwMDAgew0KPiA+ICsgICAgICBjb21wYXRpYmxlID0gIm1l ZGlhdGVrLG10ODE3My12Y29kZWMtZGVjIjsNCj4gPiArICAgICAgcmVnID0gPDB4MTYwMDAwMDAg MHgxMDA+LCAgIC8qVkRFQ19TWVMqLw0KPiA+ICsgICAgICAgICAgPDB4MTYwMjAwMDAgMHgxMDAw PiwgIC8qVkRFQ19NSVNDKi8NCj4gPiArICAgICAgICAgIDwweDE2MDIxMDAwIDB4ODAwPiwgICAv KlZERUNfTEQqLw0KPiA+ICsgICAgICAgICAgPDB4MTYwMjE4MDAgMHg4MDA+LCAgIC8qVkRFQ19U T1AqLw0KPiA+ICsgICAgICAgICAgPDB4MTYwMjIwMDAgMHgxMDAwPiwgIC8qVkRFQ19DTSovDQo+ ID4gKyAgICAgICAgICA8MHgxNjAyMzAwMCAweDEwMDA+LCAgLypWREVDX0FEKi8NCj4gPiArICAg ICAgICAgIDwweDE2MDI0MDAwIDB4MTAwMD4sICAvKlZERUNfQVYqLw0KPiA+ICsgICAgICAgICAg PDB4MTYwMjUwMDAgMHgxMDAwPiwgIC8qVkRFQ19QUCovDQo+ID4gKyAgICAgICAgICA8MHgxNjAy NjgwMCAweDgwMD4sICAgLypWUDhfVkQqLw0KPiA+ICsgICAgICAgICAgPDB4MTYwMjcwMDAgMHg4 MDA+LCAgIC8qVlA2X1ZEKi8NCj4gPiArICAgICAgICAgIDwweDE2MDI3ODAwIDB4ODAwPiwgICAv KlZQOF9WTCovDQo+ID4gKyAgICAgICAgICA8MHgxNjAyODQwMCAweDQwMD47ICAgLypWUDlfVkQq Lw0KPiA+ICsgICAgICBpbnRlcnJ1cHRzID0gPEdJQ19TUEkgMjA0IElSUV9UWVBFX0xFVkVMX0xP Vz47DQo+ID4gKyAgICAgIG1lZGlhdGVrLGxhcmIgPSA8JmxhcmIxPjsNCj4gPiArICAgICAgaW9t bXVzID0gPCZpb21tdSBNNFVfUE9SVF9IV19WREVDX01DX0VYVD4sDQo+ID4gKyAgICAgICAgICAg ICA8JmlvbW11IE00VV9QT1JUX0hXX1ZERUNfUFBfRVhUPiwNCj4gPiArICAgICAgICAgICAgIDwm aW9tbXUgTTRVX1BPUlRfSFdfVkRFQ19BVkNfTVZfRVhUPiwNCj4gPiArICAgICAgICAgICAgIDwm aW9tbXUgTTRVX1BPUlRfSFdfVkRFQ19QUkVEX1JEX0VYVD4sDQo+ID4gKyAgICAgICAgICAgICA8 JmlvbW11IE00VV9QT1JUX0hXX1ZERUNfUFJFRF9XUl9FWFQ+LA0KPiA+ICsgICAgICAgICAgICAg PCZpb21tdSBNNFVfUE9SVF9IV19WREVDX1VGT19FWFQ+LA0KPiA+ICsgICAgICAgICAgICAgPCZp b21tdSBNNFVfUE9SVF9IV19WREVDX1ZMRF9FWFQ+LA0KPiA+ICsgICAgICAgICAgICAgPCZpb21t dSBNNFVfUE9SVF9IV19WREVDX1ZMRDJfRVhUPjsNCj4gPiArICAgICAgbWVkaWF0ZWssdnB1ID0g PCZ2cHU+Ow0KPiA+ICsgICAgICBwb3dlci1kb21haW5zID0gPCZzY3BzeXMgTVQ4MTczX1BPV0VS X0RPTUFJTl9WREVDPjsNCj4gPiArICAgICAgY2xvY2tzID0gPCZhcG1peGVkc3lzIENMS19BUE1J WEVEX1ZDT0RFQ1BMTD4sDQo+ID4gKyAgICAgICAgICAgICA8JnRvcGNrZ2VuIENMS19UT1BfVU5J VlBMTF9EMj4sDQo+ID4gKyAgICAgICAgICAgICA8JnRvcGNrZ2VuIENMS19UT1BfQ0NJNDAwX1NF TD4sDQo+ID4gKyAgICAgICAgICAgICA8JnRvcGNrZ2VuIENMS19UT1BfVkRFQ19TRUw+LA0KPiA+ ICsgICAgICAgICAgICAgPCZ0b3Bja2dlbiBDTEtfVE9QX1ZDT0RFQ1BMTD4sDQo+ID4gKyAgICAg ICAgICAgICA8JmFwbWl4ZWRzeXMgQ0xLX0FQTUlYRURfVkVOQ1BMTD4sDQo+ID4gKyAgICAgICAg ICAgICA8JnRvcGNrZ2VuIENMS19UT1BfVkVOQ19MVF9TRUw+LA0KPiA+ICsgICAgICAgICAgICAg PCZ0b3Bja2dlbiBDTEtfVE9QX1ZDT0RFQ1BMTF8zNzBQNT47DQo+ID4gKyAgICAgIGNsb2NrLW5h bWVzID0gInZjb2RlY3BsbCIsDQo+ID4gKyAgICAgICAgICAgICAgICAgICJ1bml2cGxsX2QyIiwN Cj4gPiArICAgICAgICAgICAgICAgICAgImNsa19jY2k0MDBfc2VsIiwNCj4gPiArICAgICAgICAg ICAgICAgICAgInZkZWNfc2VsIiwNCj4gPiArICAgICAgICAgICAgICAgICAgInZkZWNwbGwiLA0K PiA+ICsgICAgICAgICAgICAgICAgICAidmVuY3BsbCIsDQo+ID4gKyAgICAgICAgICAgICAgICAg ICJ2ZW5jX2x0X3NlbCIsDQo+ID4gKyAgICAgICAgICAgICAgICAgICJ2ZGVjX2J1c19jbGtfc3Jj IjsNCj4gPiArICAgICAgYXNzaWduZWQtY2xvY2tzID0gPCZ0b3Bja2dlbiBDTEtfVE9QX1ZFTkNf TFRfU0VMPiwNCj4gPiArICAgICAgICAgICAgICAgICAgICAgIDwmdG9wY2tnZW4gQ0xLX1RPUF9D Q0k0MDBfU0VMPiwNCj4gPiArICAgICAgICAgICAgICAgICAgICAgIDwmdG9wY2tnZW4gQ0xLX1RP UF9WREVDX1NFTD4sDQo+ID4gKyAgICAgICAgICAgICAgICAgICAgICA8JmFwbWl4ZWRzeXMgQ0xL X0FQTUlYRURfVkNPREVDUExMPiwNCj4gPiArICAgICAgICAgICAgICAgICAgICAgIDwmYXBtaXhl ZHN5cyBDTEtfQVBNSVhFRF9WRU5DUExMPjsNCj4gPiArICAgICAgYXNzaWduZWQtY2xvY2stcGFy ZW50cyA9IDwmdG9wY2tnZW4NCj4gPiBDTEtfVE9QX1ZDT0RFQ1BMTF8zNzBQNT4sDQo+ID4gKyAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgPCZ0b3Bja2dlbiBDTEtfVE9QX1VOSVZQTExfRDI+ LA0KPiA+ICsgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDwmdG9wY2tnZW4gQ0xLX1RPUF9W Q09ERUNQTEw+Ow0KPiA+ICsgICAgICBhc3NpZ25lZC1jbG9jay1yYXRlcyA9IDwwPiwgPDA+LCA8 MD4sIDwxNDgyMDAwMDAwPiwNCj4gPiA8ODAwMDAwMDAwPjsNCj4gPiArICAgIH07DQo+ID4gZGlm ZiAtLWdpdA0KPiA+IGEvRG9jdW1lbnRhdGlvbi9kZXZpY2V0cmVlL2JpbmRpbmdzL21lZGlhL21l ZGlhdGVrLHZjb2RlYy0NCj4gPiBlbmNvZGVyLnlhbWwNCj4gPiBiL0RvY3VtZW50YXRpb24vZGV2 aWNldHJlZS9iaW5kaW5ncy9tZWRpYS9tZWRpYXRlayx2Y29kZWMtDQo+ID4gZW5jb2Rlci55YW1s DQo+ID4gbmV3IGZpbGUgbW9kZSAxMDA2NDQNCj4gPiBpbmRleCAwMDAwMDAwMDAwMDAuLjk0ZDY3 ZDQwNTQ4Yw0KPiA+IC0tLSAvZGV2L251bGwNCj4gPiArKysgYi9Eb2N1bWVudGF0aW9uL2Rldmlj ZXRyZWUvYmluZGluZ3MvbWVkaWEvbWVkaWF0ZWssdmNvZGVjLQ0KPiA+IGVuY29kZXIueWFtbA0K PiA+IEBAIC0wLDAgKzEsMTg3IEBADQo+ID4gKyMgU1BEWC1MaWNlbnNlLUlkZW50aWZpZXI6IChH UEwtMi4wLW9ubHkgT1IgQlNELTItQ2xhdXNlKQ0KPiA+ICsNCj4gPiArJVlBTUwgMS4yDQo+ID4g Ky0tLQ0KPiA+ICskaWQ6IA0KPiA+IGh0dHA6Ly9kZXZpY2V0cmVlLm9yZy9zY2hlbWFzL21lZGlh L21lZGlhdGVrLHZjb2RlYy1lbmNvZGVyLnlhbWwjDQo+ID4gKyRzY2hlbWE6IGh0dHA6Ly9kZXZp Y2V0cmVlLm9yZy9tZXRhLXNjaGVtYXMvY29yZS55YW1sIw0KPiA+ICsNCj4gPiArdGl0bGU6IE1l ZGlhdGVrIFZpZGVvIEVuY29kZSBBY2NlbGVyYXRvciBXaXRoIENvbXBvbmVudA0KPiANCj4gDQpG aXggaW4gdjkuDQo+IHdoeSBpcyBpdCAiV2l0aCBDb21wb25lbnQiID8NCj4gSSBndWVzcyBpdCBz aG91bGQgYmUgcmVtb3ZlZA0KPiANCj4gVGhhbmtzLA0KPiBEYWZuYQ0KPiANClRoYW5rcyANCll1 bmZlaSBEb25nDQo+ID4gKw0KPiA+ICttYWludGFpbmVyczoNCj4gPiArICAtIFl1bmZlaSBEb25n IDx5dW5mZWkuZG9uZ0BtZWRpYXRlay5jb20+DQo+ID4gKw0KPiA+ICtkZXNjcmlwdGlvbjogfCsN Cj4gPiArICBNZWRpYXRlayBWaWRlbyBFbmNvZGUgaXMgdGhlIHZpZGVvIGVuY29kZSBoYXJkd2Fy ZSBwcmVzZW50IGluDQo+ID4gTWVkaWF0ZWsNCj4gPiArICBTb0NzIHdoaWNoIHN1cHBvcnRzIGhp Z2ggcmVzb2x1dGlvbiBlbmNvZGluZyBmdW5jdGlvbmFsaXRpZXMuDQo+ID4gKw0KPiA+ICtwcm9w ZXJ0aWVzOg0KPiA+ICsgIGNvbXBhdGlibGU6DQo+ID4gKyAgICBlbnVtOg0KPiA+ICsgICAgICAt IG1lZGlhdGVrLG10ODE3My12Y29kZWMtZW5jLXZwOA0KPiA+ICsgICAgICAtIG1lZGlhdGVrLG10 ODE3My12Y29kZWMtZW5jDQo+ID4gKyAgICAgIC0gbWVkaWF0ZWssbXQ4MTgzLXZjb2RlYy1lbmMN Cj4gPiArICAgICAgLSBtZWRpYXRlayxtdDgxOTItdmNvZGVjLWVuYw0KPiA+ICsgICAgICAtIG1l ZGlhdGVrLG10ODE5NS12Y29kZWMtZW5jDQo+ID4gKw0KPiA+ICsgIHJlZzoNCj4gPiArICAgIG1h eEl0ZW1zOiAxDQo+ID4gKw0KPiA+ICsgIGludGVycnVwdHM6DQo+ID4gKyAgICBtYXhJdGVtczog MQ0KPiA+ICsNCj4gPiArICBjbG9ja3M6DQo+ID4gKyAgICBtaW5JdGVtczogMQ0KPiA+ICsgICAg bWF4SXRlbXM6IDUNCj4gPiArDQo+ID4gKyAgY2xvY2stbmFtZXM6DQo+ID4gKyAgICBtaW5JdGVt czogMQ0KPiA+ICsgICAgbWF4SXRlbXM6IDUNCj4gPiArDQo+ID4gKyAgYXNzaWduZWQtY2xvY2tz OiB0cnVlDQo+ID4gKw0KPiA+ICsgIGFzc2lnbmVkLWNsb2NrLXBhcmVudHM6IHRydWUNCj4gPiAr DQo+ID4gKyAgaW9tbXVzOg0KPiA+ICsgICAgbWluSXRlbXM6IDENCj4gPiArICAgIG1heEl0ZW1z OiAzMg0KPiA+ICsgICAgZGVzY3JpcHRpb246IHwNCj4gPiArICAgICAgTGlzdCBvZiB0aGUgaGFy ZHdhcmUgcG9ydCBpbiByZXNwZWN0aXZlIElPTU1VIGJsb2NrIGZvcg0KPiA+IGN1cnJlbnQgU29j cy4NCj4gPiArICAgICAgUmVmZXIgdG8gYmluZGluZ3MvaW9tbXUvbWVkaWF0ZWssaW9tbXUueWFt bC4NCj4gPiArDQo+ID4gKyAgZG1hLXJhbmdlczoNCj4gPiArICAgIG1heEl0ZW1zOiAxDQo+ID4g KyAgICBkZXNjcmlwdGlvbjogfA0KPiA+ICsgICAgICBEZXNjcmliZXMgdGhlIHBoeXNpY2FsIGFk ZHJlc3Mgc3BhY2Ugb2YgSU9NTVUgbWFwcyB0bw0KPiA+IG1lbW9yeS4NCj4gPiArDQo+ID4gKyAg bWVkaWF0ZWssbGFyYjoNCj4gPiArICAgICRyZWY6IC9zY2hlbWFzL3R5cGVzLnlhbWwjL2RlZmlu aXRpb25zL3BoYW5kbGUNCj4gPiArICAgIG1heEl0ZW1zOiAxDQo+ID4gKyAgICBkZXNjcmlwdGlv bjogfA0KPiA+ICsgICAgICBNdXN0IGNvbnRhaW4gdGhlIGxvY2FsIGFyYml0ZXJzIGluIHRoZSBj dXJyZW50IFNvY3MuDQo+ID4gKw0KPiA+ICsgIG1lZGlhdGVrLHZwdToNCj4gPiArICAgICRyZWY6 IC9zY2hlbWFzL3R5cGVzLnlhbWwjL2RlZmluaXRpb25zL3BoYW5kbGUNCj4gPiArICAgIG1heEl0 ZW1zOiAxDQo+ID4gKyAgICBkZXNjcmlwdGlvbjoNCj4gPiArICAgICAgRGVzY3JpYmVzIHBvaW50 IHRvIHZwdS4NCj4gPiArDQo+ID4gKyAgbWVkaWF0ZWssc2NwOg0KPiA+ICsgICAgJHJlZjogL3Nj aGVtYXMvdHlwZXMueWFtbCMvZGVmaW5pdGlvbnMvcGhhbmRsZQ0KPiA+ICsgICAgbWF4SXRlbXM6 IDENCj4gPiArICAgIGRlc2NyaXB0aW9uOg0KPiA+ICsgICAgICBEZXNjcmliZXMgcG9pbnQgdG8g c2NwLg0KPiA+ICsNCj4gPiArcmVxdWlyZWQ6DQo+ID4gKyAgLSBjb21wYXRpYmxlDQo+ID4gKyAg LSByZWcNCj4gPiArICAtIGludGVycnVwdHMNCj4gPiArICAtIGNsb2Nrcw0KPiA+ICsgIC0gY2xv Y2stbmFtZXMNCj4gPiArICAtIGlvbW11cw0KPiA+ICsgIC0gYXNzaWduZWQtY2xvY2tzDQo+ID4g KyAgLSBhc3NpZ25lZC1jbG9jay1wYXJlbnRzDQo+ID4gKw0KPiA+ICthbGxPZjoNCj4gPiArICAt IGlmOg0KPiA+ICsgICAgICBwcm9wZXJ0aWVzOg0KPiA+ICsgICAgICAgIGNvbXBhdGlibGU6DQo+ ID4gKyAgICAgICAgICBjb250YWluczoNCj4gPiArICAgICAgICAgICAgZW51bToNCj4gPiArICAg ICAgICAgICAgICAtIG1lZGlhdGVrLG10ODE4My12Y29kZWMtZW5jDQo+ID4gKyAgICAgICAgICAg ICAgLSBtZWRpYXRlayxtdDgxOTItdmNvZGVjLWVuYw0KPiA+ICsNCj4gPiArICAgIHRoZW46DQo+ ID4gKyAgICAgIHJlcXVpcmVkOg0KPiA+ICsgICAgICAgIC0gbWVkaWF0ZWssc2NwDQo+ID4gKw0K PiA+ICsgIC0gaWY6DQo+ID4gKyAgICAgIHByb3BlcnRpZXM6DQo+ID4gKyAgICAgICAgY29tcGF0 aWJsZToNCj4gPiArICAgICAgICAgIGNvbnRhaW5zOg0KPiA+ICsgICAgICAgICAgICBlbnVtOg0K PiA+ICsgICAgICAgICAgICAgIC0gbWVkaWF0ZWssbXQ4MTczLXZjb2RlYy1lbmMtdnA4DQo+ID4g KyAgICAgICAgICAgICAgLSBtZWRpYXRlayxtdDgxNzMtdmNvZGVjLWVuYw0KPiA+ICsNCj4gPiAr ICAgIHRoZW46DQo+ID4gKyAgICAgIHJlcXVpcmVkOg0KPiA+ICsgICAgICAgIC0gbWVkaWF0ZWss dnB1DQo+ID4gKw0KPiA+ICsgIC0gaWY6DQo+ID4gKyAgICAgIHByb3BlcnRpZXM6DQo+ID4gKyAg ICAgICAgY29tcGF0aWJsZToNCj4gPiArICAgICAgICAgIGVudW06DQo+ID4gKyAgICAgICAgICAg IC0gbWVkaWF0ZWssbXQ4MTczLXZjb2RlYy1lbmMNCj4gPiArICAgICAgICAgICAgLSBtZWRpYXRl ayxtdDgxOTItdmNvZGVjLWVuYw0KPiA+ICsgICAgICAgICAgICAtIG1lZGlhdGVrLG10ODE3My12 Y29kZWMtZW5jDQo+ID4gKw0KPiA+ICsgICAgdGhlbjoNCj4gPiArICAgICAgcHJvcGVydGllczoN Cj4gPiArICAgICAgICBjbG9jazoNCj4gPiArICAgICAgICAgIGl0ZW1zOg0KPiA+ICsgICAgICAg ICAgICBtaW5JdGVtczogMQ0KPiA+ICsgICAgICAgICAgICBtYXhJdGVtczogMQ0KPiA+ICsgICAg ICAgIGNsb2NrLW5hbWVzOg0KPiA+ICsgICAgICAgICAgaXRlbXM6DQo+ID4gKyAgICAgICAgICAg IC0gY29uc3Q6IHZlbmNfc2VsDQo+ID4gKyAgICBlbHNlOiAgIyBmb3IgdnA4IGh3IGRlY29kZXIN Cj4gPiArICAgICAgcHJvcGVydGllczoNCj4gPiArICAgICAgICBjbG9jazoNCj4gPiArICAgICAg ICAgIGl0ZW1zOg0KPiA+ICsgICAgICAgICAgICBtaW5JdGVtczogMQ0KPiA+ICsgICAgICAgICAg ICBtYXhJdGVtczogMQ0KPiA+ICsgICAgICAgIGNsb2NrLW5hbWVzOg0KPiA+ICsgICAgICAgICAg aXRlbXM6DQo+ID4gKyAgICAgICAgICAgIC0gY29uc3Q6IHZlbmNfbHRfc2VsDQo+ID4gKw0KPiA+ ICthZGRpdGlvbmFsUHJvcGVydGllczogZmFsc2UNCj4gPiArDQo+ID4gK2V4YW1wbGVzOg0KPiA+ ICsgIC0gfA0KPiA+ICsgICAgI2luY2x1ZGUgPGR0LWJpbmRpbmdzL2ludGVycnVwdC1jb250cm9s bGVyL2FybS1naWMuaD4NCj4gPiArICAgICNpbmNsdWRlIDxkdC1iaW5kaW5ncy9jbG9jay9tdDgx NzMtY2xrLmg+DQo+ID4gKyAgICAjaW5jbHVkZSA8ZHQtYmluZGluZ3MvbWVtb3J5L210ODE3My1s YXJiLXBvcnQuaD4NCj4gPiArICAgICNpbmNsdWRlIDxkdC1iaW5kaW5ncy9pbnRlcnJ1cHQtY29u dHJvbGxlci9pcnEuaD4NCj4gPiArDQo+ID4gKyAgICB2Y29kZWNfZW5jX2F2YzogdmNvZGVjQDE4 MDAyMDAwIHsNCj4gPiArICAgICAgY29tcGF0aWJsZSA9ICJtZWRpYXRlayxtdDgxNzMtdmNvZGVj LWVuYyI7DQo+ID4gKyAgICAgIHJlZyA9IDwweDE4MDAyMDAwIDB4MTAwMD47DQo+ID4gKyAgICAg IGludGVycnVwdHMgPSA8R0lDX1NQSSAxOTggSVJRX1RZUEVfTEVWRUxfTE9XPjsNCj4gPiArICAg ICAgaW9tbXVzID0gPCZpb21tdSBNNFVfUE9SVF9WRU5DX1JDUFU+LA0KPiA+ICsgICAgICAgICAg ICAgPCZpb21tdSBNNFVfUE9SVF9WRU5DX1JFQz4sDQo+ID4gKyAgICAgICAgICAgICA8JmlvbW11 IE00VV9QT1JUX1ZFTkNfQlNETUE+LA0KPiA+ICsgICAgICAgICAgICAgPCZpb21tdSBNNFVfUE9S VF9WRU5DX1NWX0NPTVY+LA0KPiA+ICsgICAgICAgICAgICAgPCZpb21tdSBNNFVfUE9SVF9WRU5D X1JEX0NPTVY+LA0KPiA+ICsgICAgICAgICAgICAgPCZpb21tdSBNNFVfUE9SVF9WRU5DX0NVUl9M VU1BPiwNCj4gPiArICAgICAgICAgICAgIDwmaW9tbXUgTTRVX1BPUlRfVkVOQ19DVVJfQ0hST01B PiwNCj4gPiArICAgICAgICAgICAgIDwmaW9tbXUgTTRVX1BPUlRfVkVOQ19SRUZfTFVNQT4sDQo+ ID4gKyAgICAgICAgICAgICA8JmlvbW11IE00VV9QT1JUX1ZFTkNfUkVGX0NIUk9NQT4sDQo+ID4g KyAgICAgICAgICAgICA8JmlvbW11IE00VV9QT1JUX1ZFTkNfTkJNX1JETUE+LA0KPiA+ICsgICAg ICAgICAgICAgPCZpb21tdSBNNFVfUE9SVF9WRU5DX05CTV9XRE1BPjsNCj4gPiArICAgICAgbWVk aWF0ZWssbGFyYiA9IDwmbGFyYjM+Ow0KPiA+ICsgICAgICBtZWRpYXRlayx2cHUgPSA8JnZwdT47 DQo+ID4gKyAgICAgIGNsb2NrcyA9IDwmdG9wY2tnZW4gQ0xLX1RPUF9WRU5DX1NFTD47DQo+ID4g KyAgICAgIGNsb2NrLW5hbWVzID0gInZlbmNfc2VsIjsNCj4gPiArICAgICAgYXNzaWduZWQtY2xv Y2tzID0gPCZ0b3Bja2dlbiBDTEtfVE9QX1ZFTkNfU0VMPjsNCj4gPiArICAgICAgYXNzaWduZWQt Y2xvY2stcGFyZW50cyA9IDwmdG9wY2tnZW4gQ0xLX1RPUF9WQ09ERUNQTEw+Ow0KPiA+ICsgICAg fTsNCj4gPiArDQo+ID4gKyAgICB2Y29kZWNfZW5jX3ZwODogdmNvZGVjQDE5MDAyMDAwIHsNCj4g PiArICAgICAgY29tcGF0aWJsZSA9ICJtZWRpYXRlayxtdDgxNzMtdmNvZGVjLWVuYy12cDgiOw0K PiA+ICsgICAgICByZWcgPSAgPDB4MTkwMDIwMDAgMHgxMDAwPjsJLyogVkVOQ19MVF9TWVMgKi8N Cj4gPiArICAgICAgaW50ZXJydXB0cyA9IDxHSUNfU1BJIDIwMiBJUlFfVFlQRV9MRVZFTF9MT1c+ Ow0KPiA+ICsgICAgICBpb21tdXMgPSA8JmlvbW11IE00VV9QT1JUX1ZFTkNfUkNQVV9TRVQyPiwN Cj4gPiArICAgICAgICAgICAgIDwmaW9tbXUgTTRVX1BPUlRfVkVOQ19SRUNfRlJNX1NFVDI+LA0K PiA+ICsgICAgICAgICAgICAgPCZpb21tdSBNNFVfUE9SVF9WRU5DX0JTRE1BX1NFVDI+LA0KPiA+ ICsgICAgICAgICAgICAgPCZpb21tdSBNNFVfUE9SVF9WRU5DX1NWX0NPTUFfU0VUMj4sDQo+ID4g KyAgICAgICAgICAgICA8JmlvbW11IE00VV9QT1JUX1ZFTkNfUkRfQ09NQV9TRVQyPiwNCj4gPiAr ICAgICAgICAgICAgIDwmaW9tbXUgTTRVX1BPUlRfVkVOQ19DVVJfTFVNQV9TRVQyPiwNCj4gPiAr ICAgICAgICAgICAgIDwmaW9tbXUgTTRVX1BPUlRfVkVOQ19DVVJfQ0hST01BX1NFVDI+LA0KPiA+ ICsgICAgICAgICAgICAgPCZpb21tdSBNNFVfUE9SVF9WRU5DX1JFRl9MVU1BX1NFVDI+LA0KPiA+ ICsgICAgICAgICAgICAgPCZpb21tdSBNNFVfUE9SVF9WRU5DX1JFQ19DSFJPTUFfU0VUMj47DQo+ ID4gKyAgICAgIG1lZGlhdGVrLGxhcmIgPSA8JmxhcmI1PjsNCj4gPiArICAgICAgbWVkaWF0ZWss dnB1ID0gPCZ2cHU+Ow0KPiA+ICsgICAgICBjbG9ja3MgPSA8JnRvcGNrZ2VuIENMS19UT1BfVkVO Q19MVF9TRUw+Ow0KPiA+ICsgICAgICBjbG9jay1uYW1lcyA9ICJ2ZW5jX2x0X3NlbCI7DQo+ID4g KyAgICAgIGFzc2lnbmVkLWNsb2NrcyA9IDwmdG9wY2tnZW4gQ0xLX1RPUF9WRU5DX0xUX1NFTD47 DQo+ID4gKyAgICAgIGFzc2lnbmVkLWNsb2NrLXBhcmVudHMgPSA8JnRvcGNrZ2VuDQo+ID4gQ0xL X1RPUF9WQ09ERUNQTExfMzcwUDU+Ow0KPiA+ICsgICAgfTsNCj4gPiBkaWZmIC0tZ2l0IGEvRG9j dW1lbnRhdGlvbi9kZXZpY2V0cmVlL2JpbmRpbmdzL21lZGlhL21lZGlhdGVrLQ0KPiA+IHZjb2Rl Yy50eHQgYi9Eb2N1bWVudGF0aW9uL2RldmljZXRyZWUvYmluZGluZ3MvbWVkaWEvbWVkaWF0ZWst DQo+ID4gdmNvZGVjLnR4dA0KPiA+IGRlbGV0ZWQgZmlsZSBtb2RlIDEwMDY0NA0KPiA+IGluZGV4 IDY2NWE5NTA4NzA4ZS4uMDAwMDAwMDAwMDAwDQo+ID4gLS0tIGEvRG9jdW1lbnRhdGlvbi9kZXZp Y2V0cmVlL2JpbmRpbmdzL21lZGlhL21lZGlhdGVrLXZjb2RlYy50eHQNCj4gPiArKysgL2Rldi9u dWxsDQo+ID4gQEAgLTEsMTMxICswLDAgQEANCj4gPiAtTWVkaWF0ZWsgVmlkZW8gQ29kZWMNCj4g PiAtDQo+ID4gLU1lZGlhdGVrIFZpZGVvIENvZGVjIGlzIHRoZSB2aWRlbyBjb2RlYyBodyBwcmVz ZW50IGluIE1lZGlhdGVrDQo+ID4gU29DcyB3aGljaA0KPiA+IC1zdXBwb3J0cyBoaWdoIHJlc29s dXRpb24gZW5jb2RpbmcgYW5kIGRlY29kaW5nIGZ1bmN0aW9uYWxpdGllcy4NCj4gPiAtDQo+ID4g LVJlcXVpcmVkIHByb3BlcnRpZXM6DQo+ID4gLS0gY29tcGF0aWJsZSA6IG11c3QgYmUgb25lIG9m IHRoZSBmb2xsb3dpbmcgc3RyaW5nOg0KPiA+IC0gICJtZWRpYXRlayxtdDgxNzMtdmNvZGVjLWVu Yy12cDgiIGZvciBtdDgxNzMgdnA4IGVuY29kZXIuDQo+ID4gLSAgIm1lZGlhdGVrLG10ODE3My12 Y29kZWMtZW5jIiBmb3IgbXQ4MTczIGF2YyBlbmNvZGVyLg0KPiA+IC0gICJtZWRpYXRlayxtdDgx ODMtdmNvZGVjLWVuYyIgZm9yIE1UODE4MyBlbmNvZGVyLg0KPiA+IC0gICJtZWRpYXRlayxtdDgx NzMtdmNvZGVjLWRlYyIgZm9yIE1UODE3MyBkZWNvZGVyLg0KPiA+IC0gICJtZWRpYXRlayxtdDgx OTItdmNvZGVjLWVuYyIgZm9yIE1UODE5MiBlbmNvZGVyLg0KPiA+IC0gICJtZWRpYXRlayxtdDgx ODMtdmNvZGVjLWRlYyIgZm9yIE1UODE4MyBkZWNvZGVyLg0KPiA+IC0gICJtZWRpYXRlayxtdDgx OTUtdmNvZGVjLWVuYyIgZm9yIE1UODE5NSBlbmNvZGVyLg0KPiA+IC0tIHJlZyA6IFBoeXNpY2Fs IGJhc2UgYWRkcmVzcyBvZiB0aGUgdmlkZW8gY29kZWMgcmVnaXN0ZXJzIGFuZA0KPiA+IGxlbmd0 aCBvZg0KPiA+IC0gIG1lbW9yeSBtYXBwZWQgcmVnaW9uLg0KPiA+IC0tIGludGVycnVwdHMgOiBp bnRlcnJ1cHQgbnVtYmVyIHRvIHRoZSBjcHUuDQo+ID4gLS0gbWVkaWF0ZWssbGFyYiA6IG11c3Qg Y29udGFpbiB0aGUgbG9jYWwgYXJiaXRlcnMgaW4gdGhlIGN1cnJlbnQNCj4gPiBTb2NzLg0KPiA+ IC0tIGNsb2NrcyA6IGxpc3Qgb2YgY2xvY2sgc3BlY2lmaWVycywgY29ycmVzcG9uZGluZyB0byBl bnRyaWVzIGluDQo+ID4gLSAgdGhlIGNsb2NrLW5hbWVzIHByb3BlcnR5Lg0KPiA+IC0tIGNsb2Nr LW5hbWVzOiBhdmMgZW5jb2RlciBtdXN0IGNvbnRhaW4gInZlbmNfc2VsIiwgdnA4IGVuY29kZXIN Cj4gPiBtdXN0DQo+ID4gLSAgY29udGFpbiAidmVuY19sdF9zZWwiLCBkZWNvZGVyIG11c3QgY29u dGFpbiAidmNvZGVjcGxsIiwNCj4gPiAidW5pdnBsbF9kMiIsDQo+ID4gLSAgImNsa19jY2k0MDBf c2VsIiwgInZkZWNfc2VsIiwgInZkZWNwbGwiLCAidmVuY3BsbCIsDQo+ID4gInZlbmNfbHRfc2Vs IiwNCj4gPiAtICAidmRlY19idXNfY2xrX3NyYyIuDQo+ID4gLS0gaW9tbXVzIDogc2hvdWxkIHBv aW50IHRvIHRoZSByZXNwZWN0aXZlIElPTU1VIGJsb2NrIHdpdGggbWFzdGVyDQo+ID4gcG9ydCBh cw0KPiA+IC0gIGFyZ3VtZW50LCBzZWUNCj4gPiBEb2N1bWVudGF0aW9uL2RldmljZXRyZWUvYmlu ZGluZ3MvaW9tbXUvbWVkaWF0ZWssaW9tbXUueWFtbA0KPiA+IC0gIGZvciBkZXRhaWxzLg0KPiA+ IC0tIGRtYS1yYW5nZXMgOiBkZXNjcmliZXMgdGhlIGRtYSBhZGRyZXNzIHJhbmdlIHNwYWNlIHRo YXQgdGhlDQo+ID4gY29kZWMgaHcgYWNjZXNzLg0KPiA+IC1PbmUgb2YgdGhlIHR3byBmb2xsb3dp bmcgbm9kZXM6DQo+ID4gLS0gbWVkaWF0ZWssdnB1IDogdGhlIG5vZGUgb2YgdGhlIHZpZGVvIHBy b2Nlc3NvciB1bml0LCBpZiB1c2luZw0KPiA+IFZQVS4NCj4gPiAtLSBtZWRpYXRlayxzY3AgOiB0 aGUgbm9kZSBvZiB0aGUgU0NQIHVuaXQsIGlmIHVzaW5nIFNDUC4NCj4gPiAtDQo+ID4gLQ0KPiA+ IC1FeGFtcGxlOg0KPiA+IC0NCj4gPiAtdmNvZGVjX2RlYzogdmNvZGVjQDE2MDAwMDAwIHsNCj4g PiAtICAgIGNvbXBhdGlibGUgPSAibWVkaWF0ZWssbXQ4MTczLXZjb2RlYy1kZWMiOw0KPiA+IC0g ICAgcmVnID0gPDAgMHgxNjAwMDAwMCAwIDB4MTAwPiwgICAvKlZERUNfU1lTKi8NCj4gPiAtICAg ICAgICAgIDwwIDB4MTYwMjAwMDAgMCAweDEwMDA+LCAgLypWREVDX01JU0MqLw0KPiA+IC0gICAg ICAgICAgPDAgMHgxNjAyMTAwMCAwIDB4ODAwPiwgICAvKlZERUNfTEQqLw0KPiA+IC0gICAgICAg ICAgPDAgMHgxNjAyMTgwMCAwIDB4ODAwPiwgICAvKlZERUNfVE9QKi8NCj4gPiAtICAgICAgICAg IDwwIDB4MTYwMjIwMDAgMCAweDEwMDA+LCAgLypWREVDX0NNKi8NCj4gPiAtICAgICAgICAgIDww IDB4MTYwMjMwMDAgMCAweDEwMDA+LCAgLypWREVDX0FEKi8NCj4gPiAtICAgICAgICAgIDwwIDB4 MTYwMjQwMDAgMCAweDEwMDA+LCAgLypWREVDX0FWKi8NCj4gPiAtICAgICAgICAgIDwwIDB4MTYw MjUwMDAgMCAweDEwMDA+LCAgLypWREVDX1BQKi8NCj4gPiAtICAgICAgICAgIDwwIDB4MTYwMjY4 MDAgMCAweDgwMD4sICAgLypWUDhfVkQqLw0KPiA+IC0gICAgICAgICAgPDAgMHgxNjAyNzAwMCAw IDB4ODAwPiwgICAvKlZQNl9WRCovDQo+ID4gLSAgICAgICAgICA8MCAweDE2MDI3ODAwIDAgMHg4 MDA+LCAgIC8qVlA4X1ZMKi8NCj4gPiAtICAgICAgICAgIDwwIDB4MTYwMjg0MDAgMCAweDQwMD47 ICAgLypWUDlfVkQqLw0KPiA+IC0gICAgaW50ZXJydXB0cyA9IDxHSUNfU1BJIDIwNCBJUlFfVFlQ RV9MRVZFTF9MT1c+Ow0KPiA+IC0gICAgbWVkaWF0ZWssbGFyYiA9IDwmbGFyYjE+Ow0KPiA+IC0g ICAgaW9tbXVzID0gPCZpb21tdSBNNFVfUE9SVF9IV19WREVDX01DX0VYVD4sDQo+ID4gLSAgICAg ICAgICAgICA8JmlvbW11IE00VV9QT1JUX0hXX1ZERUNfUFBfRVhUPiwNCj4gPiAtICAgICAgICAg ICAgIDwmaW9tbXUgTTRVX1BPUlRfSFdfVkRFQ19BVkNfTVZfRVhUPiwNCj4gPiAtICAgICAgICAg ICAgIDwmaW9tbXUgTTRVX1BPUlRfSFdfVkRFQ19QUkVEX1JEX0VYVD4sDQo+ID4gLSAgICAgICAg ICAgICA8JmlvbW11IE00VV9QT1JUX0hXX1ZERUNfUFJFRF9XUl9FWFQ+LA0KPiA+IC0gICAgICAg ICAgICAgPCZpb21tdSBNNFVfUE9SVF9IV19WREVDX1VGT19FWFQ+LA0KPiA+IC0gICAgICAgICAg ICAgPCZpb21tdSBNNFVfUE9SVF9IV19WREVDX1ZMRF9FWFQ+LA0KPiA+IC0gICAgICAgICAgICAg PCZpb21tdSBNNFVfUE9SVF9IV19WREVDX1ZMRDJfRVhUPjsNCj4gPiAtICAgIG1lZGlhdGVrLHZw dSA9IDwmdnB1PjsNCj4gPiAtICAgIHBvd2VyLWRvbWFpbnMgPSA8JnNjcHN5cyBNVDgxNzNfUE9X RVJfRE9NQUlOX1ZERUM+Ow0KPiA+IC0gICAgY2xvY2tzID0gPCZhcG1peGVkc3lzIENMS19BUE1J WEVEX1ZDT0RFQ1BMTD4sDQo+ID4gLSAgICAgICAgICAgICA8JnRvcGNrZ2VuIENMS19UT1BfVU5J VlBMTF9EMj4sDQo+ID4gLSAgICAgICAgICAgICA8JnRvcGNrZ2VuIENMS19UT1BfQ0NJNDAwX1NF TD4sDQo+ID4gLSAgICAgICAgICAgICA8JnRvcGNrZ2VuIENMS19UT1BfVkRFQ19TRUw+LA0KPiA+ IC0gICAgICAgICAgICAgPCZ0b3Bja2dlbiBDTEtfVE9QX1ZDT0RFQ1BMTD4sDQo+ID4gLSAgICAg ICAgICAgICA8JmFwbWl4ZWRzeXMgQ0xLX0FQTUlYRURfVkVOQ1BMTD4sDQo+ID4gLSAgICAgICAg ICAgICA8JnRvcGNrZ2VuIENMS19UT1BfVkVOQ19MVF9TRUw+LA0KPiA+IC0gICAgICAgICAgICAg PCZ0b3Bja2dlbiBDTEtfVE9QX1ZDT0RFQ1BMTF8zNzBQNT47DQo+ID4gLSAgICBjbG9jay1uYW1l cyA9ICJ2Y29kZWNwbGwiLA0KPiA+IC0gICAgICAgICAgICAgICAgICAidW5pdnBsbF9kMiIsDQo+ ID4gLSAgICAgICAgICAgICAgICAgICJjbGtfY2NpNDAwX3NlbCIsDQo+ID4gLSAgICAgICAgICAg ICAgICAgICJ2ZGVjX3NlbCIsDQo+ID4gLSAgICAgICAgICAgICAgICAgICJ2ZGVjcGxsIiwNCj4g PiAtICAgICAgICAgICAgICAgICAgInZlbmNwbGwiLA0KPiA+IC0gICAgICAgICAgICAgICAgICAi dmVuY19sdF9zZWwiLA0KPiA+IC0gICAgICAgICAgICAgICAgICAidmRlY19idXNfY2xrX3NyYyI7 DQo+ID4gLSAgICBhc3NpZ25lZC1jbG9ja3MgPSA8JnRvcGNrZ2VuIENMS19UT1BfVkVOQ19MVF9T RUw+LA0KPiA+IC0gICAgICAgICAgICAgICAgICAgICAgPCZ0b3Bja2dlbiBDTEtfVE9QX0NDSTQw MF9TRUw+LA0KPiA+IC0gICAgICAgICAgICAgICAgICAgICAgPCZ0b3Bja2dlbiBDTEtfVE9QX1ZE RUNfU0VMPiwNCj4gPiAtICAgICAgICAgICAgICAgICAgICAgIDwmYXBtaXhlZHN5cyBDTEtfQVBN SVhFRF9WQ09ERUNQTEw+LA0KPiA+IC0gICAgICAgICAgICAgICAgICAgICAgPCZhcG1peGVkc3lz IENMS19BUE1JWEVEX1ZFTkNQTEw+Ow0KPiA+IC0gICAgYXNzaWduZWQtY2xvY2stcGFyZW50cyA9 IDwmdG9wY2tnZW4gQ0xLX1RPUF9WQ09ERUNQTExfMzcwUDU+LA0KPiA+IC0gICAgICAgICAgICAg ICAgICAgICAgICAgICAgIDwmdG9wY2tnZW4gQ0xLX1RPUF9VTklWUExMX0QyPiwNCj4gPiAtICAg ICAgICAgICAgICAgICAgICAgICAgICAgICA8JnRvcGNrZ2VuIENMS19UT1BfVkNPREVDUExMPjsN Cj4gPiAtICAgIGFzc2lnbmVkLWNsb2NrLXJhdGVzID0gPDA+LCA8MD4sIDwwPiwgPDE0ODIwMDAw MDA+LA0KPiA+IDw4MDAwMDAwMDA+Ow0KPiA+IC0gIH07DQo+ID4gLQ0KPiA+IC12Y29kZWNfZW5j X2F2YzogdmNvZGVjQDE4MDAyMDAwIHsNCj4gPiAtICAgIGNvbXBhdGlibGUgPSAibWVkaWF0ZWss bXQ4MTczLXZjb2RlYy1lbmMiOw0KPiA+IC0gICAgcmVnID0gPDAgMHgxODAwMjAwMCAwIDB4MTAw MD47DQo+ID4gLSAgICBpbnRlcnJ1cHRzID0gPEdJQ19TUEkgMTk4IElSUV9UWVBFX0xFVkVMX0xP Vz47DQo+ID4gLSAgICBpb21tdXMgPSA8JmlvbW11IE00VV9QT1JUX1ZFTkNfUkNQVT4sDQo+ID4g LSAgICAgICAgICAgICA8JmlvbW11IE00VV9QT1JUX1ZFTkNfUkVDPiwNCj4gPiAtICAgICAgICAg ICAgIDwmaW9tbXUgTTRVX1BPUlRfVkVOQ19CU0RNQT4sDQo+ID4gLSAgICAgICAgICAgICA8Jmlv bW11IE00VV9QT1JUX1ZFTkNfU1ZfQ09NVj4sDQo+ID4gLSAgICAgICAgICAgICA8JmlvbW11IE00 VV9QT1JUX1ZFTkNfUkRfQ09NVj4sDQo+ID4gLSAgICAgICAgICAgICA8JmlvbW11IE00VV9QT1JU X1ZFTkNfQ1VSX0xVTUE+LA0KPiA+IC0gICAgICAgICAgICAgPCZpb21tdSBNNFVfUE9SVF9WRU5D X0NVUl9DSFJPTUE+LA0KPiA+IC0gICAgICAgICAgICAgPCZpb21tdSBNNFVfUE9SVF9WRU5DX1JF Rl9MVU1BPiwNCj4gPiAtICAgICAgICAgICAgIDwmaW9tbXUgTTRVX1BPUlRfVkVOQ19SRUZfQ0hS T01BPiwNCj4gPiAtICAgICAgICAgICAgIDwmaW9tbXUgTTRVX1BPUlRfVkVOQ19OQk1fUkRNQT4s DQo+ID4gLSAgICAgICAgICAgICA8JmlvbW11IE00VV9QT1JUX1ZFTkNfTkJNX1dETUE+Ow0KPiA+ IC0gICAgbWVkaWF0ZWssbGFyYiA9IDwmbGFyYjM+Ow0KPiA+IC0gICAgbWVkaWF0ZWssdnB1ID0g PCZ2cHU+Ow0KPiA+IC0gICAgY2xvY2tzID0gPCZ0b3Bja2dlbiBDTEtfVE9QX1ZFTkNfU0VMPjsN Cj4gPiAtICAgIGNsb2NrLW5hbWVzID0gInZlbmNfc2VsIjsNCj4gPiAtICAgIGFzc2lnbmVkLWNs b2NrcyA9IDwmdG9wY2tnZW4gQ0xLX1RPUF9WRU5DX1NFTD47DQo+ID4gLSAgICBhc3NpZ25lZC1j bG9jay1wYXJlbnRzID0gPCZ0b3Bja2dlbiBDTEtfVE9QX1ZDT0RFQ1BMTD47DQo+ID4gLSAgfTsN Cj4gPiAtDQo+ID4gLXZjb2RlY19lbmNfdnA4OiB2Y29kZWNAMTkwMDIwMDAgew0KPiA+IC0gICAg Y29tcGF0aWJsZSA9ICJtZWRpYXRlayxtdDgxNzMtdmNvZGVjLWVuYy12cDgiOw0KPiA+IC0gICAg cmVnID0gIDwwIDB4MTkwMDIwMDAgMCAweDEwMDA+OwkvKiBWRU5DX0xUX1NZUyAqLw0KPiA+IC0g ICAgaW50ZXJydXB0cyA9IDxHSUNfU1BJIDIwMiBJUlFfVFlQRV9MRVZFTF9MT1c+Ow0KPiA+IC0g ICAgaW9tbXVzID0gPCZpb21tdSBNNFVfUE9SVF9WRU5DX1JDUFVfU0VUMj4sDQo+ID4gLSAgICAg ICAgICAgICA8JmlvbW11IE00VV9QT1JUX1ZFTkNfUkVDX0ZSTV9TRVQyPiwNCj4gPiAtICAgICAg ICAgICAgIDwmaW9tbXUgTTRVX1BPUlRfVkVOQ19CU0RNQV9TRVQyPiwNCj4gPiAtICAgICAgICAg ICAgIDwmaW9tbXUgTTRVX1BPUlRfVkVOQ19TVl9DT01BX1NFVDI+LA0KPiA+IC0gICAgICAgICAg ICAgPCZpb21tdSBNNFVfUE9SVF9WRU5DX1JEX0NPTUFfU0VUMj4sDQo+ID4gLSAgICAgICAgICAg ICA8JmlvbW11IE00VV9QT1JUX1ZFTkNfQ1VSX0xVTUFfU0VUMj4sDQo+ID4gLSAgICAgICAgICAg ICA8JmlvbW11IE00VV9QT1JUX1ZFTkNfQ1VSX0NIUk9NQV9TRVQyPiwNCj4gPiAtICAgICAgICAg ICAgIDwmaW9tbXUgTTRVX1BPUlRfVkVOQ19SRUZfTFVNQV9TRVQyPiwNCj4gPiAtICAgICAgICAg ICAgIDwmaW9tbXUgTTRVX1BPUlRfVkVOQ19SRUNfQ0hST01BX1NFVDI+Ow0KPiA+IC0gICAgbWVk aWF0ZWssbGFyYiA9IDwmbGFyYjU+Ow0KPiA+IC0gICAgbWVkaWF0ZWssdnB1ID0gPCZ2cHU+Ow0K PiA+IC0gICAgY2xvY2tzID0gPCZ0b3Bja2dlbiBDTEtfVE9QX1ZFTkNfTFRfU0VMPjsNCj4gPiAt ICAgIGNsb2NrLW5hbWVzID0gInZlbmNfbHRfc2VsIjsNCj4gPiAtICAgIGFzc2lnbmVkLWNsb2Nr cyA9IDwmdG9wY2tnZW4gQ0xLX1RPUF9WRU5DX0xUX1NFTD47DQo+ID4gLSAgICBhc3NpZ25lZC1j bG9jay1wYXJlbnRzID0gPCZ0b3Bja2dlbiBDTEtfVE9QX1ZDT0RFQ1BMTF8zNzBQNT47DQo+ID4g LSAgfTsNCj4gPiANCg== From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 0E8C7C433EF for ; Tue, 9 Nov 2021 10:18:01 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id B1DB8610A0 for ; Tue, 9 Nov 2021 10:18:00 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.4.1 mail.kernel.org B1DB8610A0 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Date:CC:To:From:Subject:Message-ID:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=bVQs2qFlD+rHloI1dpdkfbqrF8NLYhbGFxlppCXMwVo=; b=VJRYsPTnKWRBVY iFnx3DHV7cPz5SxLCcvBd96pXBmiJeFt/op/UV8yfATdAcRe+1XdhlOcwN+vv6hbgl1eV5Gk4BjpV cTavFSHLhwxlJk5tG+dqx3D9D29w8S+pqAp5VvtGnYb2pFSoSSxps7QShuOVRhRhElHe7/8uWZKCY 8k3HKjkYQNNPY8SPM9BbSnZYU/+8KZXbKONM8E6RnkJLgLeiL5jIwrrl8XvbQo1//s+BzUNZGMJ+/ In48yBoQ1/HTiTrLLG333SJo9OJ9naIZhlj789F0Nqle0LWSN/NZXru5/E9JyPIUz/edaOG+1m/cW Fd5Z0LsSz++vGvssicDg==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1mkOCO-001TOR-4T; Tue, 09 Nov 2021 10:17:52 +0000 Received: from mailgw01.mediatek.com ([216.200.240.184]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1mkOC7-001TJF-53; Tue, 09 Nov 2021 10:17:38 +0000 X-UUID: 91c2518b58c54fada28fb4bc8faf7074-20211109 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:MIME-Version:Content-Type:References:In-Reply-To:Date:CC:To:From:Subject:Message-ID; bh=lgB+CIAMiDCYGzfWesKt4W7X6tkU7sdlFZm48/brg6M=; b=KtHJuKZbTzNu91BPI8HimRXt6LLiLXrE8q/t5jzGj9l8lVuUbsUF/93IOTfV9sWY0NAf+douT5Fj033/7ihpOTQyANOqWz/ReWmD0TY9HUwJtqN83gvgAHbyeWUF7ibYvm+O7+gAZSkc7qwMN+84vF+olADrtJGebYnsBhSZH3U=; X-UUID: 91c2518b58c54fada28fb4bc8faf7074-20211109 Received: from mtkcas66.mediatek.inc [(172.29.193.44)] by mailgw01.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 1846846993; Tue, 09 Nov 2021 03:17:30 -0700 Received: from mtkexhb02.mediatek.inc (172.21.101.103) by MTKMBS62DR.mediatek.inc (172.29.94.18) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 9 Nov 2021 02:17:28 -0800 Received: from mtkmbs10n1.mediatek.inc (172.21.101.34) by mtkexhb02.mediatek.inc (172.21.101.103) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 9 Nov 2021 18:17:26 +0800 Received: from mhfsdcap04 (10.17.3.154) by mtkmbs10n1.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.2.792.15 via Frontend Transport; Tue, 9 Nov 2021 18:17:24 +0800 Message-ID: Subject: Re: [PATCH v8, 07/17] dt-bindings: media: mtk-vcodec: Separate video encoder and decoder dt-bindings From: "yunfei.dong@mediatek.com" To: Dafna Hirschfeld , Alexandre Courbot , Hans Verkuil , "Tzung-Bi Shih" , Tiffany Lin , Andrew-CT Chen , Mauro Carvalho Chehab , Rob Herring , Matthias Brugger , Tomasz Figa CC: Hsin-Yi Wang , Fritz Koenig , Benjamin Gaignard , Daniel Vetter , dri-devel , Irui Wang , , , , , , , , Rob Herring , Ezequiel Garcia , "Collabora Kernel ML" Date: Tue, 9 Nov 2021 18:17:24 +0800 In-Reply-To: References: <20211029035527.454-1-yunfei.dong@mediatek.com> <20211029035527.454-8-yunfei.dong@mediatek.com> X-Mailer: Evolution 3.28.5-0ubuntu0.18.04.2 MIME-Version: 1.0 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20211109_021735_220224_61EB1AB8 X-CRM114-Status: GOOD ( 23.50 ) X-BeenThere: linux-mediatek@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "Linux-mediatek" Errors-To: linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org Hi Dafna, Thanks for your suggestion, On Fri, 2021-10-29 at 13:49 +0200, Dafna Hirschfeld wrote: > > On 29.10.21 05:55, Yunfei Dong wrote: > > Decoder will use component framework to manage hardware, it is big > > difference with encoder. > > > > Reviewed-by: Rob Herring > > Signed-off-by: Yunfei Dong > > --- > > .../media/mediatek,vcodec-decoder.yaml | 176 > > +++++++++++++++++ > > .../media/mediatek,vcodec-encoder.yaml | 187 > > ++++++++++++++++++ > > .../bindings/media/mediatek-vcodec.txt | 131 ------------ > > 3 files changed, 363 insertions(+), 131 deletions(-) > > create mode 100644 > > Documentation/devicetree/bindings/media/mediatek,vcodec- > > decoder.yaml > > create mode 100644 > > Documentation/devicetree/bindings/media/mediatek,vcodec- > > encoder.yaml > > delete mode 100644 > > Documentation/devicetree/bindings/media/mediatek-vcodec.txt > > > > diff --git > > a/Documentation/devicetree/bindings/media/mediatek,vcodec- > > decoder.yaml > > b/Documentation/devicetree/bindings/media/mediatek,vcodec- > > decoder.yaml > > new file mode 100644 > > index 000000000000..5de37065fbce > > --- /dev/null > > +++ b/Documentation/devicetree/bindings/media/mediatek,vcodec- > > decoder.yaml > > @@ -0,0 +1,176 @@ > > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > > + > > +%YAML 1.2 > > +--- > > +$id: > > http://devicetree.org/schemas/media/mediatek,vcodec-decoder.yaml# > > +$schema: http://devicetree.org/meta-schemas/core.yaml# > > + > > +title: Mediatek Video Decode Accelerator With Component > > + > > +maintainers: > > + - Yunfei Dong > > + > > +description: |+ > > + Mediatek Video Decode is the video decode hardware present in > > Mediatek > > + SoCs which supports high resolution decoding functionalities. > > + > > +properties: > > + compatible: > > + enum: > > + - mediatek,mt8173-vcodec-dec > > + - mediatek,mt8183-vcodec-dec > > + > > + reg: > > + maxItems: 12 > > + > > + interrupts: > > + maxItems: 1 > > + > > + clocks: > > + maxItems: 8 > > + > > + clock-names: > > + items: > > + - const: vcodecpll > > + - const: univpll_d2 > > + - const: clk_cci400_sel > > + - const: vdec_sel > > + - const: vdecpll > > + - const: vencpll > > + - const: venc_lt_sel > > + - const: vdec_bus_clk_src > > + > > + assigned-clocks: true > > + > > + assigned-clock-parents: true > > + > > + assigned-clock-rates: true > > + > > + power-domains: > > + maxItems: 1 > > + > > + iommus: > > + minItems: 1 > > + maxItems: 32 > > + description: | > > + List of the hardware port in respective IOMMU block for > > current Socs. > > + Refer to bindings/iommu/mediatek,iommu.yaml. > > + > > + dma-ranges: > > + maxItems: 1 > > + description: | > > + Describes the physical address space of IOMMU maps to > > memory. > > + > > + mediatek,larb: > > + $ref: /schemas/types.yaml#/definitions/phandle > > + maxItems: 1 > > + description: | > > + Must contain the local arbiters in the current Socs. > > + > > + mediatek,vpu: > > + $ref: /schemas/types.yaml#/definitions/phandle > > + maxItems: 1 > > + description: > > + Describes point to vpu. > > + > > + mediatek,scp: > > + $ref: /schemas/types.yaml#/definitions/phandle > > + maxItems: 1 > > + description: > > + Describes point to scp. > > + > > +required: > > + - compatible > > + - reg > > + - interrupts > > + - clocks > > + - clock-names > > + - iommus > > + - assigned-clocks > > + - assigned-clock-parents > > + > > +allOf: > > + - if: > > + properties: > > + compatible: > > + contains: > > + enum: > > + - mediatek,mt8183-vcodec-dec > > + > > + then: > > + required: > > + - mediatek,scp > > + > > + - if: > > + properties: > > + compatible: > > + contains: > > + enum: > > + - mediatek,mt8173-vcodec-dec > > + > > + then: > > + required: > > + - mediatek,vpu > > + > > +additionalProperties: false > > + > > +examples: > > + - | > > + #include > > + #include > > + #include > > + #include > > + #include > > + > > + vcodec_dec: vcodec@16000000 { > > + compatible = "mediatek,mt8173-vcodec-dec"; > > + reg = <0x16000000 0x100>, /*VDEC_SYS*/ > > + <0x16020000 0x1000>, /*VDEC_MISC*/ > > + <0x16021000 0x800>, /*VDEC_LD*/ > > + <0x16021800 0x800>, /*VDEC_TOP*/ > > + <0x16022000 0x1000>, /*VDEC_CM*/ > > + <0x16023000 0x1000>, /*VDEC_AD*/ > > + <0x16024000 0x1000>, /*VDEC_AV*/ > > + <0x16025000 0x1000>, /*VDEC_PP*/ > > + <0x16026800 0x800>, /*VP8_VD*/ > > + <0x16027000 0x800>, /*VP6_VD*/ > > + <0x16027800 0x800>, /*VP8_VL*/ > > + <0x16028400 0x400>; /*VP9_VD*/ > > + interrupts = ; > > + mediatek,larb = <&larb1>; > > + iommus = <&iommu M4U_PORT_HW_VDEC_MC_EXT>, > > + <&iommu M4U_PORT_HW_VDEC_PP_EXT>, > > + <&iommu M4U_PORT_HW_VDEC_AVC_MV_EXT>, > > + <&iommu M4U_PORT_HW_VDEC_PRED_RD_EXT>, > > + <&iommu M4U_PORT_HW_VDEC_PRED_WR_EXT>, > > + <&iommu M4U_PORT_HW_VDEC_UFO_EXT>, > > + <&iommu M4U_PORT_HW_VDEC_VLD_EXT>, > > + <&iommu M4U_PORT_HW_VDEC_VLD2_EXT>; > > + mediatek,vpu = <&vpu>; > > + power-domains = <&scpsys MT8173_POWER_DOMAIN_VDEC>; > > + clocks = <&apmixedsys CLK_APMIXED_VCODECPLL>, > > + <&topckgen CLK_TOP_UNIVPLL_D2>, > > + <&topckgen CLK_TOP_CCI400_SEL>, > > + <&topckgen CLK_TOP_VDEC_SEL>, > > + <&topckgen CLK_TOP_VCODECPLL>, > > + <&apmixedsys CLK_APMIXED_VENCPLL>, > > + <&topckgen CLK_TOP_VENC_LT_SEL>, > > + <&topckgen CLK_TOP_VCODECPLL_370P5>; > > + clock-names = "vcodecpll", > > + "univpll_d2", > > + "clk_cci400_sel", > > + "vdec_sel", > > + "vdecpll", > > + "vencpll", > > + "venc_lt_sel", > > + "vdec_bus_clk_src"; > > + assigned-clocks = <&topckgen CLK_TOP_VENC_LT_SEL>, > > + <&topckgen CLK_TOP_CCI400_SEL>, > > + <&topckgen CLK_TOP_VDEC_SEL>, > > + <&apmixedsys CLK_APMIXED_VCODECPLL>, > > + <&apmixedsys CLK_APMIXED_VENCPLL>; > > + assigned-clock-parents = <&topckgen > > CLK_TOP_VCODECPLL_370P5>, > > + <&topckgen CLK_TOP_UNIVPLL_D2>, > > + <&topckgen CLK_TOP_VCODECPLL>; > > + assigned-clock-rates = <0>, <0>, <0>, <1482000000>, > > <800000000>; > > + }; > > diff --git > > a/Documentation/devicetree/bindings/media/mediatek,vcodec- > > encoder.yaml > > b/Documentation/devicetree/bindings/media/mediatek,vcodec- > > encoder.yaml > > new file mode 100644 > > index 000000000000..94d67d40548c > > --- /dev/null > > +++ b/Documentation/devicetree/bindings/media/mediatek,vcodec- > > encoder.yaml > > @@ -0,0 +1,187 @@ > > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > > + > > +%YAML 1.2 > > +--- > > +$id: > > http://devicetree.org/schemas/media/mediatek,vcodec-encoder.yaml# > > +$schema: http://devicetree.org/meta-schemas/core.yaml# > > + > > +title: Mediatek Video Encode Accelerator With Component > > Fix in v9. > why is it "With Component" ? > I guess it should be removed > > Thanks, > Dafna > Thanks Yunfei Dong > > + > > +maintainers: > > + - Yunfei Dong > > + > > +description: |+ > > + Mediatek Video Encode is the video encode hardware present in > > Mediatek > > + SoCs which supports high resolution encoding functionalities. > > + > > +properties: > > + compatible: > > + enum: > > + - mediatek,mt8173-vcodec-enc-vp8 > > + - mediatek,mt8173-vcodec-enc > > + - mediatek,mt8183-vcodec-enc > > + - mediatek,mt8192-vcodec-enc > > + - mediatek,mt8195-vcodec-enc > > + > > + reg: > > + maxItems: 1 > > + > > + interrupts: > > + maxItems: 1 > > + > > + clocks: > > + minItems: 1 > > + maxItems: 5 > > + > > + clock-names: > > + minItems: 1 > > + maxItems: 5 > > + > > + assigned-clocks: true > > + > > + assigned-clock-parents: true > > + > > + iommus: > > + minItems: 1 > > + maxItems: 32 > > + description: | > > + List of the hardware port in respective IOMMU block for > > current Socs. > > + Refer to bindings/iommu/mediatek,iommu.yaml. > > + > > + dma-ranges: > > + maxItems: 1 > > + description: | > > + Describes the physical address space of IOMMU maps to > > memory. > > + > > + mediatek,larb: > > + $ref: /schemas/types.yaml#/definitions/phandle > > + maxItems: 1 > > + description: | > > + Must contain the local arbiters in the current Socs. > > + > > + mediatek,vpu: > > + $ref: /schemas/types.yaml#/definitions/phandle > > + maxItems: 1 > > + description: > > + Describes point to vpu. > > + > > + mediatek,scp: > > + $ref: /schemas/types.yaml#/definitions/phandle > > + maxItems: 1 > > + description: > > + Describes point to scp. > > + > > +required: > > + - compatible > > + - reg > > + - interrupts > > + - clocks > > + - clock-names > > + - iommus > > + - assigned-clocks > > + - assigned-clock-parents > > + > > +allOf: > > + - if: > > + properties: > > + compatible: > > + contains: > > + enum: > > + - mediatek,mt8183-vcodec-enc > > + - mediatek,mt8192-vcodec-enc > > + > > + then: > > + required: > > + - mediatek,scp > > + > > + - if: > > + properties: > > + compatible: > > + contains: > > + enum: > > + - mediatek,mt8173-vcodec-enc-vp8 > > + - mediatek,mt8173-vcodec-enc > > + > > + then: > > + required: > > + - mediatek,vpu > > + > > + - if: > > + properties: > > + compatible: > > + enum: > > + - mediatek,mt8173-vcodec-enc > > + - mediatek,mt8192-vcodec-enc > > + - mediatek,mt8173-vcodec-enc > > + > > + then: > > + properties: > > + clock: > > + items: > > + minItems: 1 > > + maxItems: 1 > > + clock-names: > > + items: > > + - const: venc_sel > > + else: # for vp8 hw decoder > > + properties: > > + clock: > > + items: > > + minItems: 1 > > + maxItems: 1 > > + clock-names: > > + items: > > + - const: venc_lt_sel > > + > > +additionalProperties: false > > + > > +examples: > > + - | > > + #include > > + #include > > + #include > > + #include > > + > > + vcodec_enc_avc: vcodec@18002000 { > > + compatible = "mediatek,mt8173-vcodec-enc"; > > + reg = <0x18002000 0x1000>; > > + interrupts = ; > > + iommus = <&iommu M4U_PORT_VENC_RCPU>, > > + <&iommu M4U_PORT_VENC_REC>, > > + <&iommu M4U_PORT_VENC_BSDMA>, > > + <&iommu M4U_PORT_VENC_SV_COMV>, > > + <&iommu M4U_PORT_VENC_RD_COMV>, > > + <&iommu M4U_PORT_VENC_CUR_LUMA>, > > + <&iommu M4U_PORT_VENC_CUR_CHROMA>, > > + <&iommu M4U_PORT_VENC_REF_LUMA>, > > + <&iommu M4U_PORT_VENC_REF_CHROMA>, > > + <&iommu M4U_PORT_VENC_NBM_RDMA>, > > + <&iommu M4U_PORT_VENC_NBM_WDMA>; > > + mediatek,larb = <&larb3>; > > + mediatek,vpu = <&vpu>; > > + clocks = <&topckgen CLK_TOP_VENC_SEL>; > > + clock-names = "venc_sel"; > > + assigned-clocks = <&topckgen CLK_TOP_VENC_SEL>; > > + assigned-clock-parents = <&topckgen CLK_TOP_VCODECPLL>; > > + }; > > + > > + vcodec_enc_vp8: vcodec@19002000 { > > + compatible = "mediatek,mt8173-vcodec-enc-vp8"; > > + reg = <0x19002000 0x1000>; /* VENC_LT_SYS */ > > + interrupts = ; > > + iommus = <&iommu M4U_PORT_VENC_RCPU_SET2>, > > + <&iommu M4U_PORT_VENC_REC_FRM_SET2>, > > + <&iommu M4U_PORT_VENC_BSDMA_SET2>, > > + <&iommu M4U_PORT_VENC_SV_COMA_SET2>, > > + <&iommu M4U_PORT_VENC_RD_COMA_SET2>, > > + <&iommu M4U_PORT_VENC_CUR_LUMA_SET2>, > > + <&iommu M4U_PORT_VENC_CUR_CHROMA_SET2>, > > + <&iommu M4U_PORT_VENC_REF_LUMA_SET2>, > > + <&iommu M4U_PORT_VENC_REC_CHROMA_SET2>; > > + mediatek,larb = <&larb5>; > > + mediatek,vpu = <&vpu>; > > + clocks = <&topckgen CLK_TOP_VENC_LT_SEL>; > > + clock-names = "venc_lt_sel"; > > + assigned-clocks = <&topckgen CLK_TOP_VENC_LT_SEL>; > > + assigned-clock-parents = <&topckgen > > CLK_TOP_VCODECPLL_370P5>; > > + }; > > diff --git a/Documentation/devicetree/bindings/media/mediatek- > > vcodec.txt b/Documentation/devicetree/bindings/media/mediatek- > > vcodec.txt > > deleted file mode 100644 > > index 665a9508708e..000000000000 > > --- a/Documentation/devicetree/bindings/media/mediatek-vcodec.txt > > +++ /dev/null > > @@ -1,131 +0,0 @@ > > -Mediatek Video Codec > > - > > -Mediatek Video Codec is the video codec hw present in Mediatek > > SoCs which > > -supports high resolution encoding and decoding functionalities. > > - > > -Required properties: > > -- compatible : must be one of the following string: > > - "mediatek,mt8173-vcodec-enc-vp8" for mt8173 vp8 encoder. > > - "mediatek,mt8173-vcodec-enc" for mt8173 avc encoder. > > - "mediatek,mt8183-vcodec-enc" for MT8183 encoder. > > - "mediatek,mt8173-vcodec-dec" for MT8173 decoder. > > - "mediatek,mt8192-vcodec-enc" for MT8192 encoder. > > - "mediatek,mt8183-vcodec-dec" for MT8183 decoder. > > - "mediatek,mt8195-vcodec-enc" for MT8195 encoder. > > -- reg : Physical base address of the video codec registers and > > length of > > - memory mapped region. > > -- interrupts : interrupt number to the cpu. > > -- mediatek,larb : must contain the local arbiters in the current > > Socs. > > -- clocks : list of clock specifiers, corresponding to entries in > > - the clock-names property. > > -- clock-names: avc encoder must contain "venc_sel", vp8 encoder > > must > > - contain "venc_lt_sel", decoder must contain "vcodecpll", > > "univpll_d2", > > - "clk_cci400_sel", "vdec_sel", "vdecpll", "vencpll", > > "venc_lt_sel", > > - "vdec_bus_clk_src". > > -- iommus : should point to the respective IOMMU block with master > > port as > > - argument, see > > Documentation/devicetree/bindings/iommu/mediatek,iommu.yaml > > - for details. > > -- dma-ranges : describes the dma address range space that the > > codec hw access. > > -One of the two following nodes: > > -- mediatek,vpu : the node of the video processor unit, if using > > VPU. > > -- mediatek,scp : the node of the SCP unit, if using SCP. > > - > > - > > -Example: > > - > > -vcodec_dec: vcodec@16000000 { > > - compatible = "mediatek,mt8173-vcodec-dec"; > > - reg = <0 0x16000000 0 0x100>, /*VDEC_SYS*/ > > - <0 0x16020000 0 0x1000>, /*VDEC_MISC*/ > > - <0 0x16021000 0 0x800>, /*VDEC_LD*/ > > - <0 0x16021800 0 0x800>, /*VDEC_TOP*/ > > - <0 0x16022000 0 0x1000>, /*VDEC_CM*/ > > - <0 0x16023000 0 0x1000>, /*VDEC_AD*/ > > - <0 0x16024000 0 0x1000>, /*VDEC_AV*/ > > - <0 0x16025000 0 0x1000>, /*VDEC_PP*/ > > - <0 0x16026800 0 0x800>, /*VP8_VD*/ > > - <0 0x16027000 0 0x800>, /*VP6_VD*/ > > - <0 0x16027800 0 0x800>, /*VP8_VL*/ > > - <0 0x16028400 0 0x400>; /*VP9_VD*/ > > - interrupts = ; > > - mediatek,larb = <&larb1>; > > - iommus = <&iommu M4U_PORT_HW_VDEC_MC_EXT>, > > - <&iommu M4U_PORT_HW_VDEC_PP_EXT>, > > - <&iommu M4U_PORT_HW_VDEC_AVC_MV_EXT>, > > - <&iommu M4U_PORT_HW_VDEC_PRED_RD_EXT>, > > - <&iommu M4U_PORT_HW_VDEC_PRED_WR_EXT>, > > - <&iommu M4U_PORT_HW_VDEC_UFO_EXT>, > > - <&iommu M4U_PORT_HW_VDEC_VLD_EXT>, > > - <&iommu M4U_PORT_HW_VDEC_VLD2_EXT>; > > - mediatek,vpu = <&vpu>; > > - power-domains = <&scpsys MT8173_POWER_DOMAIN_VDEC>; > > - clocks = <&apmixedsys CLK_APMIXED_VCODECPLL>, > > - <&topckgen CLK_TOP_UNIVPLL_D2>, > > - <&topckgen CLK_TOP_CCI400_SEL>, > > - <&topckgen CLK_TOP_VDEC_SEL>, > > - <&topckgen CLK_TOP_VCODECPLL>, > > - <&apmixedsys CLK_APMIXED_VENCPLL>, > > - <&topckgen CLK_TOP_VENC_LT_SEL>, > > - <&topckgen CLK_TOP_VCODECPLL_370P5>; > > - clock-names = "vcodecpll", > > - "univpll_d2", > > - "clk_cci400_sel", > > - "vdec_sel", > > - "vdecpll", > > - "vencpll", > > - "venc_lt_sel", > > - "vdec_bus_clk_src"; > > - assigned-clocks = <&topckgen CLK_TOP_VENC_LT_SEL>, > > - <&topckgen CLK_TOP_CCI400_SEL>, > > - <&topckgen CLK_TOP_VDEC_SEL>, > > - <&apmixedsys CLK_APMIXED_VCODECPLL>, > > - <&apmixedsys CLK_APMIXED_VENCPLL>; > > - assigned-clock-parents = <&topckgen CLK_TOP_VCODECPLL_370P5>, > > - <&topckgen CLK_TOP_UNIVPLL_D2>, > > - <&topckgen CLK_TOP_VCODECPLL>; > > - assigned-clock-rates = <0>, <0>, <0>, <1482000000>, > > <800000000>; > > - }; > > - > > -vcodec_enc_avc: vcodec@18002000 { > > - compatible = "mediatek,mt8173-vcodec-enc"; > > - reg = <0 0x18002000 0 0x1000>; > > - interrupts = ; > > - iommus = <&iommu M4U_PORT_VENC_RCPU>, > > - <&iommu M4U_PORT_VENC_REC>, > > - <&iommu M4U_PORT_VENC_BSDMA>, > > - <&iommu M4U_PORT_VENC_SV_COMV>, > > - <&iommu M4U_PORT_VENC_RD_COMV>, > > - <&iommu M4U_PORT_VENC_CUR_LUMA>, > > - <&iommu M4U_PORT_VENC_CUR_CHROMA>, > > - <&iommu M4U_PORT_VENC_REF_LUMA>, > > - <&iommu M4U_PORT_VENC_REF_CHROMA>, > > - <&iommu M4U_PORT_VENC_NBM_RDMA>, > > - <&iommu M4U_PORT_VENC_NBM_WDMA>; > > - mediatek,larb = <&larb3>; > > - mediatek,vpu = <&vpu>; > > - clocks = <&topckgen CLK_TOP_VENC_SEL>; > > - clock-names = "venc_sel"; > > - assigned-clocks = <&topckgen CLK_TOP_VENC_SEL>; > > - assigned-clock-parents = <&topckgen CLK_TOP_VCODECPLL>; > > - }; > > - > > -vcodec_enc_vp8: vcodec@19002000 { > > - compatible = "mediatek,mt8173-vcodec-enc-vp8"; > > - reg = <0 0x19002000 0 0x1000>; /* VENC_LT_SYS */ > > - interrupts = ; > > - iommus = <&iommu M4U_PORT_VENC_RCPU_SET2>, > > - <&iommu M4U_PORT_VENC_REC_FRM_SET2>, > > - <&iommu M4U_PORT_VENC_BSDMA_SET2>, > > - <&iommu M4U_PORT_VENC_SV_COMA_SET2>, > > - <&iommu M4U_PORT_VENC_RD_COMA_SET2>, > > - <&iommu M4U_PORT_VENC_CUR_LUMA_SET2>, > > - <&iommu M4U_PORT_VENC_CUR_CHROMA_SET2>, > > - <&iommu M4U_PORT_VENC_REF_LUMA_SET2>, > > - <&iommu M4U_PORT_VENC_REC_CHROMA_SET2>; > > - mediatek,larb = <&larb5>; > > - mediatek,vpu = <&vpu>; > > - clocks = <&topckgen CLK_TOP_VENC_LT_SEL>; > > - clock-names = "venc_lt_sel"; > > - assigned-clocks = <&topckgen CLK_TOP_VENC_LT_SEL>; > > - assigned-clock-parents = <&topckgen CLK_TOP_VCODECPLL_370P5>; > > - }; > > _______________________________________________ Linux-mediatek mailing list Linux-mediatek@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-mediatek From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 9D5EFC433EF for ; Tue, 9 Nov 2021 10:17:35 +0000 (UTC) Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 49FB060FD8 for ; Tue, 9 Nov 2021 10:17:35 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.4.1 mail.kernel.org 49FB060FD8 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=lists.freedesktop.org Received: from gabe.freedesktop.org (localhost [127.0.0.1]) by gabe.freedesktop.org (Postfix) with ESMTP id 3131D6E450; Tue, 9 Nov 2021 10:17:34 +0000 (UTC) Received: from mailgw01.mediatek.com (unknown [60.244.123.138]) by gabe.freedesktop.org (Postfix) with ESMTPS id 8E9706E2ED for ; Tue, 9 Nov 2021 10:17:32 +0000 (UTC) X-UUID: 865e770e54cb46c6a02d7537a16a9ce2-20211109 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:MIME-Version:Content-Type:References:In-Reply-To:Date:CC:To:From:Subject:Message-ID; bh=lgB+CIAMiDCYGzfWesKt4W7X6tkU7sdlFZm48/brg6M=; b=KtHJuKZbTzNu91BPI8HimRXt6LLiLXrE8q/t5jzGj9l8lVuUbsUF/93IOTfV9sWY0NAf+douT5Fj033/7ihpOTQyANOqWz/ReWmD0TY9HUwJtqN83gvgAHbyeWUF7ibYvm+O7+gAZSkc7qwMN+84vF+olADrtJGebYnsBhSZH3U=; X-UUID: 865e770e54cb46c6a02d7537a16a9ce2-20211109 Received: from mtkexhb01.mediatek.inc [(172.21.101.102)] by mailgw01.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 560349093; Tue, 09 Nov 2021 18:17:28 +0800 Received: from mtkexhb02.mediatek.inc (172.21.101.103) by mtkmbs07n2.mediatek.inc (172.21.101.141) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 9 Nov 2021 18:17:27 +0800 Received: from mtkmbs10n1.mediatek.inc (172.21.101.34) by mtkexhb02.mediatek.inc (172.21.101.103) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 9 Nov 2021 18:17:26 +0800 Received: from mhfsdcap04 (10.17.3.154) by mtkmbs10n1.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.2.792.15 via Frontend Transport; Tue, 9 Nov 2021 18:17:24 +0800 Message-ID: Subject: Re: [PATCH v8, 07/17] dt-bindings: media: mtk-vcodec: Separate video encoder and decoder dt-bindings From: "yunfei.dong@mediatek.com" To: Dafna Hirschfeld , Alexandre Courbot , Hans Verkuil , "Tzung-Bi Shih" , Tiffany Lin , Andrew-CT Chen , Mauro Carvalho Chehab , Rob Herring , Matthias Brugger , Tomasz Figa Date: Tue, 9 Nov 2021 18:17:24 +0800 In-Reply-To: References: <20211029035527.454-1-yunfei.dong@mediatek.com> <20211029035527.454-8-yunfei.dong@mediatek.com> Content-Type: text/plain; charset="UTF-8" X-Mailer: Evolution 3.28.5-0ubuntu0.18.04.2 MIME-Version: 1.0 X-MTK: N Content-Transfer-Encoding: base64 X-BeenThere: dri-devel@lists.freedesktop.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Direct Rendering Infrastructure - Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Irui Wang , Benjamin Gaignard , srv_heupstream@mediatek.com, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, dri-devel , Project_Global_Chrome_Upstream_Group@mediatek.com, linux-mediatek@lists.infradead.org, Ezequiel Garcia , Hsin-Yi Wang , Fritz Koenig , Collabora Kernel ML , linux-arm-kernel@lists.infradead.org, linux-media@vger.kernel.org Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" SGkgRGFmbmEsDQoNClRoYW5rcyBmb3IgeW91ciBzdWdnZXN0aW9uLA0KT24gRnJpLCAyMDIxLTEw LTI5IGF0IDEzOjQ5ICswMjAwLCBEYWZuYSBIaXJzY2hmZWxkIHdyb3RlOg0KPiANCj4gT24gMjku MTAuMjEgMDU6NTUsIFl1bmZlaSBEb25nIHdyb3RlOg0KPiA+IERlY29kZXIgd2lsbCB1c2UgY29t cG9uZW50IGZyYW1ld29yayB0byBtYW5hZ2UgaGFyZHdhcmUsIGl0IGlzIGJpZw0KPiA+IGRpZmZl cmVuY2Ugd2l0aCBlbmNvZGVyLg0KPiA+IA0KPiA+IFJldmlld2VkLWJ5OiBSb2IgSGVycmluZzxy b2JoQGtlcm5lbC5vcmc+DQo+ID4gU2lnbmVkLW9mZi1ieTogWXVuZmVpIERvbmcgPHl1bmZlaS5k b25nQG1lZGlhdGVrLmNvbT4NCj4gPiAtLS0NCj4gPiAgIC4uLi9tZWRpYS9tZWRpYXRlayx2Y29k ZWMtZGVjb2Rlci55YW1sICAgICAgICB8IDE3Ng0KPiA+ICsrKysrKysrKysrKysrKysrDQo+ID4g ICAuLi4vbWVkaWEvbWVkaWF0ZWssdmNvZGVjLWVuY29kZXIueWFtbCAgICAgICAgfCAxODcNCj4g PiArKysrKysrKysrKysrKysrKysNCj4gPiAgIC4uLi9iaW5kaW5ncy9tZWRpYS9tZWRpYXRlay12 Y29kZWMudHh0ICAgICAgICB8IDEzMSAtLS0tLS0tLS0tLS0NCj4gPiAgIDMgZmlsZXMgY2hhbmdl ZCwgMzYzIGluc2VydGlvbnMoKyksIDEzMSBkZWxldGlvbnMoLSkNCj4gPiAgIGNyZWF0ZSBtb2Rl IDEwMDY0NA0KPiA+IERvY3VtZW50YXRpb24vZGV2aWNldHJlZS9iaW5kaW5ncy9tZWRpYS9tZWRp YXRlayx2Y29kZWMtDQo+ID4gZGVjb2Rlci55YW1sDQo+ID4gICBjcmVhdGUgbW9kZSAxMDA2NDQN Cj4gPiBEb2N1bWVudGF0aW9uL2RldmljZXRyZWUvYmluZGluZ3MvbWVkaWEvbWVkaWF0ZWssdmNv ZGVjLQ0KPiA+IGVuY29kZXIueWFtbA0KPiA+ICAgZGVsZXRlIG1vZGUgMTAwNjQ0DQo+ID4gRG9j dW1lbnRhdGlvbi9kZXZpY2V0cmVlL2JpbmRpbmdzL21lZGlhL21lZGlhdGVrLXZjb2RlYy50eHQN Cj4gPiANCj4gPiBkaWZmIC0tZ2l0DQo+ID4gYS9Eb2N1bWVudGF0aW9uL2RldmljZXRyZWUvYmlu ZGluZ3MvbWVkaWEvbWVkaWF0ZWssdmNvZGVjLQ0KPiA+IGRlY29kZXIueWFtbA0KPiA+IGIvRG9j dW1lbnRhdGlvbi9kZXZpY2V0cmVlL2JpbmRpbmdzL21lZGlhL21lZGlhdGVrLHZjb2RlYy0NCj4g PiBkZWNvZGVyLnlhbWwNCj4gPiBuZXcgZmlsZSBtb2RlIDEwMDY0NA0KPiA+IGluZGV4IDAwMDAw MDAwMDAwMC4uNWRlMzcwNjVmYmNlDQo+ID4gLS0tIC9kZXYvbnVsbA0KPiA+ICsrKyBiL0RvY3Vt ZW50YXRpb24vZGV2aWNldHJlZS9iaW5kaW5ncy9tZWRpYS9tZWRpYXRlayx2Y29kZWMtDQo+ID4g ZGVjb2Rlci55YW1sDQo+ID4gQEAgLTAsMCArMSwxNzYgQEANCj4gPiArIyBTUERYLUxpY2Vuc2Ut SWRlbnRpZmllcjogKEdQTC0yLjAtb25seSBPUiBCU0QtMi1DbGF1c2UpDQo+ID4gKw0KPiA+ICsl WUFNTCAxLjINCj4gPiArLS0tDQo+ID4gKyRpZDogDQo+ID4gaHR0cDovL2RldmljZXRyZWUub3Jn L3NjaGVtYXMvbWVkaWEvbWVkaWF0ZWssdmNvZGVjLWRlY29kZXIueWFtbCMNCj4gPiArJHNjaGVt YTogaHR0cDovL2RldmljZXRyZWUub3JnL21ldGEtc2NoZW1hcy9jb3JlLnlhbWwjDQo+ID4gKw0K PiA+ICt0aXRsZTogTWVkaWF0ZWsgVmlkZW8gRGVjb2RlIEFjY2VsZXJhdG9yIFdpdGggQ29tcG9u ZW50DQo+ID4gKw0KPiA+ICttYWludGFpbmVyczoNCj4gPiArICAtIFl1bmZlaSBEb25nIDx5dW5m ZWkuZG9uZ0BtZWRpYXRlay5jb20+DQo+ID4gKw0KPiA+ICtkZXNjcmlwdGlvbjogfCsNCj4gPiAr ICBNZWRpYXRlayBWaWRlbyBEZWNvZGUgaXMgdGhlIHZpZGVvIGRlY29kZSBoYXJkd2FyZSBwcmVz ZW50IGluDQo+ID4gTWVkaWF0ZWsNCj4gPiArICBTb0NzIHdoaWNoIHN1cHBvcnRzIGhpZ2ggcmVz b2x1dGlvbiBkZWNvZGluZyBmdW5jdGlvbmFsaXRpZXMuDQo+ID4gKw0KPiA+ICtwcm9wZXJ0aWVz Og0KPiA+ICsgIGNvbXBhdGlibGU6DQo+ID4gKyAgICBlbnVtOg0KPiA+ICsgICAgICAtIG1lZGlh dGVrLG10ODE3My12Y29kZWMtZGVjDQo+ID4gKyAgICAgIC0gbWVkaWF0ZWssbXQ4MTgzLXZjb2Rl Yy1kZWMNCj4gPiArDQo+ID4gKyAgcmVnOg0KPiA+ICsgICAgbWF4SXRlbXM6IDEyDQo+ID4gKw0K PiA+ICsgIGludGVycnVwdHM6DQo+ID4gKyAgICBtYXhJdGVtczogMQ0KPiA+ICsNCj4gPiArICBj bG9ja3M6DQo+ID4gKyAgICBtYXhJdGVtczogOA0KPiA+ICsNCj4gPiArICBjbG9jay1uYW1lczoN Cj4gPiArICAgIGl0ZW1zOg0KPiA+ICsgICAgICAtIGNvbnN0OiB2Y29kZWNwbGwNCj4gPiArICAg ICAgLSBjb25zdDogdW5pdnBsbF9kMg0KPiA+ICsgICAgICAtIGNvbnN0OiBjbGtfY2NpNDAwX3Nl bA0KPiA+ICsgICAgICAtIGNvbnN0OiB2ZGVjX3NlbA0KPiA+ICsgICAgICAtIGNvbnN0OiB2ZGVj cGxsDQo+ID4gKyAgICAgIC0gY29uc3Q6IHZlbmNwbGwNCj4gPiArICAgICAgLSBjb25zdDogdmVu Y19sdF9zZWwNCj4gPiArICAgICAgLSBjb25zdDogdmRlY19idXNfY2xrX3NyYw0KPiA+ICsNCj4g PiArICBhc3NpZ25lZC1jbG9ja3M6IHRydWUNCj4gPiArDQo+ID4gKyAgYXNzaWduZWQtY2xvY2st cGFyZW50czogdHJ1ZQ0KPiA+ICsNCj4gPiArICBhc3NpZ25lZC1jbG9jay1yYXRlczogdHJ1ZQ0K PiA+ICsNCj4gPiArICBwb3dlci1kb21haW5zOg0KPiA+ICsgICAgbWF4SXRlbXM6IDENCj4gPiAr DQo+ID4gKyAgaW9tbXVzOg0KPiA+ICsgICAgbWluSXRlbXM6IDENCj4gPiArICAgIG1heEl0ZW1z OiAzMg0KPiA+ICsgICAgZGVzY3JpcHRpb246IHwNCj4gPiArICAgICAgTGlzdCBvZiB0aGUgaGFy ZHdhcmUgcG9ydCBpbiByZXNwZWN0aXZlIElPTU1VIGJsb2NrIGZvcg0KPiA+IGN1cnJlbnQgU29j cy4NCj4gPiArICAgICAgUmVmZXIgdG8gYmluZGluZ3MvaW9tbXUvbWVkaWF0ZWssaW9tbXUueWFt bC4NCj4gPiArDQo+ID4gKyAgZG1hLXJhbmdlczoNCj4gPiArICAgIG1heEl0ZW1zOiAxDQo+ID4g KyAgICBkZXNjcmlwdGlvbjogfA0KPiA+ICsgICAgICBEZXNjcmliZXMgdGhlIHBoeXNpY2FsIGFk ZHJlc3Mgc3BhY2Ugb2YgSU9NTVUgbWFwcyB0bw0KPiA+IG1lbW9yeS4NCj4gPiArDQo+ID4gKyAg bWVkaWF0ZWssbGFyYjoNCj4gPiArICAgICRyZWY6IC9zY2hlbWFzL3R5cGVzLnlhbWwjL2RlZmlu aXRpb25zL3BoYW5kbGUNCj4gPiArICAgIG1heEl0ZW1zOiAxDQo+ID4gKyAgICBkZXNjcmlwdGlv bjogfA0KPiA+ICsgICAgICBNdXN0IGNvbnRhaW4gdGhlIGxvY2FsIGFyYml0ZXJzIGluIHRoZSBj dXJyZW50IFNvY3MuDQo+ID4gKw0KPiA+ICsgIG1lZGlhdGVrLHZwdToNCj4gPiArICAgICRyZWY6 IC9zY2hlbWFzL3R5cGVzLnlhbWwjL2RlZmluaXRpb25zL3BoYW5kbGUNCj4gPiArICAgIG1heEl0 ZW1zOiAxDQo+ID4gKyAgICBkZXNjcmlwdGlvbjoNCj4gPiArICAgICAgRGVzY3JpYmVzIHBvaW50 IHRvIHZwdS4NCj4gPiArDQo+ID4gKyAgbWVkaWF0ZWssc2NwOg0KPiA+ICsgICAgJHJlZjogL3Nj aGVtYXMvdHlwZXMueWFtbCMvZGVmaW5pdGlvbnMvcGhhbmRsZQ0KPiA+ICsgICAgbWF4SXRlbXM6 IDENCj4gPiArICAgIGRlc2NyaXB0aW9uOg0KPiA+ICsgICAgICBEZXNjcmliZXMgcG9pbnQgdG8g c2NwLg0KPiA+ICsNCj4gPiArcmVxdWlyZWQ6DQo+ID4gKyAgLSBjb21wYXRpYmxlDQo+ID4gKyAg LSByZWcNCj4gPiArICAtIGludGVycnVwdHMNCj4gPiArICAtIGNsb2Nrcw0KPiA+ICsgIC0gY2xv Y2stbmFtZXMNCj4gPiArICAtIGlvbW11cw0KPiA+ICsgIC0gYXNzaWduZWQtY2xvY2tzDQo+ID4g KyAgLSBhc3NpZ25lZC1jbG9jay1wYXJlbnRzDQo+ID4gKw0KPiA+ICthbGxPZjoNCj4gPiArICAt IGlmOg0KPiA+ICsgICAgICBwcm9wZXJ0aWVzOg0KPiA+ICsgICAgICAgIGNvbXBhdGlibGU6DQo+ ID4gKyAgICAgICAgICBjb250YWluczoNCj4gPiArICAgICAgICAgICAgZW51bToNCj4gPiArICAg ICAgICAgICAgICAtIG1lZGlhdGVrLG10ODE4My12Y29kZWMtZGVjDQo+ID4gKw0KPiA+ICsgICAg dGhlbjoNCj4gPiArICAgICAgcmVxdWlyZWQ6DQo+ID4gKyAgICAgICAgLSBtZWRpYXRlayxzY3AN Cj4gPiArDQo+ID4gKyAgLSBpZjoNCj4gPiArICAgICAgcHJvcGVydGllczoNCj4gPiArICAgICAg ICBjb21wYXRpYmxlOg0KPiA+ICsgICAgICAgICAgY29udGFpbnM6DQo+ID4gKyAgICAgICAgICAg IGVudW06DQo+ID4gKyAgICAgICAgICAgICAgLSBtZWRpYXRlayxtdDgxNzMtdmNvZGVjLWRlYw0K PiA+ICsNCj4gPiArICAgIHRoZW46DQo+ID4gKyAgICAgIHJlcXVpcmVkOg0KPiA+ICsgICAgICAg IC0gbWVkaWF0ZWssdnB1DQo+ID4gKw0KPiA+ICthZGRpdGlvbmFsUHJvcGVydGllczogZmFsc2UN Cj4gPiArDQo+ID4gK2V4YW1wbGVzOg0KPiA+ICsgIC0gfA0KPiA+ICsgICAgI2luY2x1ZGUgPGR0 LWJpbmRpbmdzL2ludGVycnVwdC1jb250cm9sbGVyL2FybS1naWMuaD4NCj4gPiArICAgICNpbmNs dWRlIDxkdC1iaW5kaW5ncy9jbG9jay9tdDgxNzMtY2xrLmg+DQo+ID4gKyAgICAjaW5jbHVkZSA8 ZHQtYmluZGluZ3MvbWVtb3J5L210ODE3My1sYXJiLXBvcnQuaD4NCj4gPiArICAgICNpbmNsdWRl IDxkdC1iaW5kaW5ncy9pbnRlcnJ1cHQtY29udHJvbGxlci9pcnEuaD4NCj4gPiArICAgICNpbmNs dWRlIDxkdC1iaW5kaW5ncy9wb3dlci9tdDgxNzMtcG93ZXIuaD4NCj4gPiArDQo+ID4gKyAgICB2 Y29kZWNfZGVjOiB2Y29kZWNAMTYwMDAwMDAgew0KPiA+ICsgICAgICBjb21wYXRpYmxlID0gIm1l ZGlhdGVrLG10ODE3My12Y29kZWMtZGVjIjsNCj4gPiArICAgICAgcmVnID0gPDB4MTYwMDAwMDAg MHgxMDA+LCAgIC8qVkRFQ19TWVMqLw0KPiA+ICsgICAgICAgICAgPDB4MTYwMjAwMDAgMHgxMDAw PiwgIC8qVkRFQ19NSVNDKi8NCj4gPiArICAgICAgICAgIDwweDE2MDIxMDAwIDB4ODAwPiwgICAv KlZERUNfTEQqLw0KPiA+ICsgICAgICAgICAgPDB4MTYwMjE4MDAgMHg4MDA+LCAgIC8qVkRFQ19U T1AqLw0KPiA+ICsgICAgICAgICAgPDB4MTYwMjIwMDAgMHgxMDAwPiwgIC8qVkRFQ19DTSovDQo+ ID4gKyAgICAgICAgICA8MHgxNjAyMzAwMCAweDEwMDA+LCAgLypWREVDX0FEKi8NCj4gPiArICAg ICAgICAgIDwweDE2MDI0MDAwIDB4MTAwMD4sICAvKlZERUNfQVYqLw0KPiA+ICsgICAgICAgICAg PDB4MTYwMjUwMDAgMHgxMDAwPiwgIC8qVkRFQ19QUCovDQo+ID4gKyAgICAgICAgICA8MHgxNjAy NjgwMCAweDgwMD4sICAgLypWUDhfVkQqLw0KPiA+ICsgICAgICAgICAgPDB4MTYwMjcwMDAgMHg4 MDA+LCAgIC8qVlA2X1ZEKi8NCj4gPiArICAgICAgICAgIDwweDE2MDI3ODAwIDB4ODAwPiwgICAv KlZQOF9WTCovDQo+ID4gKyAgICAgICAgICA8MHgxNjAyODQwMCAweDQwMD47ICAgLypWUDlfVkQq Lw0KPiA+ICsgICAgICBpbnRlcnJ1cHRzID0gPEdJQ19TUEkgMjA0IElSUV9UWVBFX0xFVkVMX0xP Vz47DQo+ID4gKyAgICAgIG1lZGlhdGVrLGxhcmIgPSA8JmxhcmIxPjsNCj4gPiArICAgICAgaW9t bXVzID0gPCZpb21tdSBNNFVfUE9SVF9IV19WREVDX01DX0VYVD4sDQo+ID4gKyAgICAgICAgICAg ICA8JmlvbW11IE00VV9QT1JUX0hXX1ZERUNfUFBfRVhUPiwNCj4gPiArICAgICAgICAgICAgIDwm aW9tbXUgTTRVX1BPUlRfSFdfVkRFQ19BVkNfTVZfRVhUPiwNCj4gPiArICAgICAgICAgICAgIDwm aW9tbXUgTTRVX1BPUlRfSFdfVkRFQ19QUkVEX1JEX0VYVD4sDQo+ID4gKyAgICAgICAgICAgICA8 JmlvbW11IE00VV9QT1JUX0hXX1ZERUNfUFJFRF9XUl9FWFQ+LA0KPiA+ICsgICAgICAgICAgICAg PCZpb21tdSBNNFVfUE9SVF9IV19WREVDX1VGT19FWFQ+LA0KPiA+ICsgICAgICAgICAgICAgPCZp b21tdSBNNFVfUE9SVF9IV19WREVDX1ZMRF9FWFQ+LA0KPiA+ICsgICAgICAgICAgICAgPCZpb21t dSBNNFVfUE9SVF9IV19WREVDX1ZMRDJfRVhUPjsNCj4gPiArICAgICAgbWVkaWF0ZWssdnB1ID0g PCZ2cHU+Ow0KPiA+ICsgICAgICBwb3dlci1kb21haW5zID0gPCZzY3BzeXMgTVQ4MTczX1BPV0VS X0RPTUFJTl9WREVDPjsNCj4gPiArICAgICAgY2xvY2tzID0gPCZhcG1peGVkc3lzIENMS19BUE1J WEVEX1ZDT0RFQ1BMTD4sDQo+ID4gKyAgICAgICAgICAgICA8JnRvcGNrZ2VuIENMS19UT1BfVU5J VlBMTF9EMj4sDQo+ID4gKyAgICAgICAgICAgICA8JnRvcGNrZ2VuIENMS19UT1BfQ0NJNDAwX1NF TD4sDQo+ID4gKyAgICAgICAgICAgICA8JnRvcGNrZ2VuIENMS19UT1BfVkRFQ19TRUw+LA0KPiA+ ICsgICAgICAgICAgICAgPCZ0b3Bja2dlbiBDTEtfVE9QX1ZDT0RFQ1BMTD4sDQo+ID4gKyAgICAg ICAgICAgICA8JmFwbWl4ZWRzeXMgQ0xLX0FQTUlYRURfVkVOQ1BMTD4sDQo+ID4gKyAgICAgICAg ICAgICA8JnRvcGNrZ2VuIENMS19UT1BfVkVOQ19MVF9TRUw+LA0KPiA+ICsgICAgICAgICAgICAg PCZ0b3Bja2dlbiBDTEtfVE9QX1ZDT0RFQ1BMTF8zNzBQNT47DQo+ID4gKyAgICAgIGNsb2NrLW5h bWVzID0gInZjb2RlY3BsbCIsDQo+ID4gKyAgICAgICAgICAgICAgICAgICJ1bml2cGxsX2QyIiwN Cj4gPiArICAgICAgICAgICAgICAgICAgImNsa19jY2k0MDBfc2VsIiwNCj4gPiArICAgICAgICAg ICAgICAgICAgInZkZWNfc2VsIiwNCj4gPiArICAgICAgICAgICAgICAgICAgInZkZWNwbGwiLA0K PiA+ICsgICAgICAgICAgICAgICAgICAidmVuY3BsbCIsDQo+ID4gKyAgICAgICAgICAgICAgICAg ICJ2ZW5jX2x0X3NlbCIsDQo+ID4gKyAgICAgICAgICAgICAgICAgICJ2ZGVjX2J1c19jbGtfc3Jj IjsNCj4gPiArICAgICAgYXNzaWduZWQtY2xvY2tzID0gPCZ0b3Bja2dlbiBDTEtfVE9QX1ZFTkNf TFRfU0VMPiwNCj4gPiArICAgICAgICAgICAgICAgICAgICAgIDwmdG9wY2tnZW4gQ0xLX1RPUF9D Q0k0MDBfU0VMPiwNCj4gPiArICAgICAgICAgICAgICAgICAgICAgIDwmdG9wY2tnZW4gQ0xLX1RP UF9WREVDX1NFTD4sDQo+ID4gKyAgICAgICAgICAgICAgICAgICAgICA8JmFwbWl4ZWRzeXMgQ0xL X0FQTUlYRURfVkNPREVDUExMPiwNCj4gPiArICAgICAgICAgICAgICAgICAgICAgIDwmYXBtaXhl ZHN5cyBDTEtfQVBNSVhFRF9WRU5DUExMPjsNCj4gPiArICAgICAgYXNzaWduZWQtY2xvY2stcGFy ZW50cyA9IDwmdG9wY2tnZW4NCj4gPiBDTEtfVE9QX1ZDT0RFQ1BMTF8zNzBQNT4sDQo+ID4gKyAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgPCZ0b3Bja2dlbiBDTEtfVE9QX1VOSVZQTExfRDI+ LA0KPiA+ICsgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDwmdG9wY2tnZW4gQ0xLX1RPUF9W Q09ERUNQTEw+Ow0KPiA+ICsgICAgICBhc3NpZ25lZC1jbG9jay1yYXRlcyA9IDwwPiwgPDA+LCA8 MD4sIDwxNDgyMDAwMDAwPiwNCj4gPiA8ODAwMDAwMDAwPjsNCj4gPiArICAgIH07DQo+ID4gZGlm ZiAtLWdpdA0KPiA+IGEvRG9jdW1lbnRhdGlvbi9kZXZpY2V0cmVlL2JpbmRpbmdzL21lZGlhL21l ZGlhdGVrLHZjb2RlYy0NCj4gPiBlbmNvZGVyLnlhbWwNCj4gPiBiL0RvY3VtZW50YXRpb24vZGV2 aWNldHJlZS9iaW5kaW5ncy9tZWRpYS9tZWRpYXRlayx2Y29kZWMtDQo+ID4gZW5jb2Rlci55YW1s DQo+ID4gbmV3IGZpbGUgbW9kZSAxMDA2NDQNCj4gPiBpbmRleCAwMDAwMDAwMDAwMDAuLjk0ZDY3 ZDQwNTQ4Yw0KPiA+IC0tLSAvZGV2L251bGwNCj4gPiArKysgYi9Eb2N1bWVudGF0aW9uL2Rldmlj ZXRyZWUvYmluZGluZ3MvbWVkaWEvbWVkaWF0ZWssdmNvZGVjLQ0KPiA+IGVuY29kZXIueWFtbA0K PiA+IEBAIC0wLDAgKzEsMTg3IEBADQo+ID4gKyMgU1BEWC1MaWNlbnNlLUlkZW50aWZpZXI6IChH UEwtMi4wLW9ubHkgT1IgQlNELTItQ2xhdXNlKQ0KPiA+ICsNCj4gPiArJVlBTUwgMS4yDQo+ID4g Ky0tLQ0KPiA+ICskaWQ6IA0KPiA+IGh0dHA6Ly9kZXZpY2V0cmVlLm9yZy9zY2hlbWFzL21lZGlh L21lZGlhdGVrLHZjb2RlYy1lbmNvZGVyLnlhbWwjDQo+ID4gKyRzY2hlbWE6IGh0dHA6Ly9kZXZp Y2V0cmVlLm9yZy9tZXRhLXNjaGVtYXMvY29yZS55YW1sIw0KPiA+ICsNCj4gPiArdGl0bGU6IE1l ZGlhdGVrIFZpZGVvIEVuY29kZSBBY2NlbGVyYXRvciBXaXRoIENvbXBvbmVudA0KPiANCj4gDQpG aXggaW4gdjkuDQo+IHdoeSBpcyBpdCAiV2l0aCBDb21wb25lbnQiID8NCj4gSSBndWVzcyBpdCBz aG91bGQgYmUgcmVtb3ZlZA0KPiANCj4gVGhhbmtzLA0KPiBEYWZuYQ0KPiANClRoYW5rcyANCll1 bmZlaSBEb25nDQo+ID4gKw0KPiA+ICttYWludGFpbmVyczoNCj4gPiArICAtIFl1bmZlaSBEb25n IDx5dW5mZWkuZG9uZ0BtZWRpYXRlay5jb20+DQo+ID4gKw0KPiA+ICtkZXNjcmlwdGlvbjogfCsN Cj4gPiArICBNZWRpYXRlayBWaWRlbyBFbmNvZGUgaXMgdGhlIHZpZGVvIGVuY29kZSBoYXJkd2Fy ZSBwcmVzZW50IGluDQo+ID4gTWVkaWF0ZWsNCj4gPiArICBTb0NzIHdoaWNoIHN1cHBvcnRzIGhp Z2ggcmVzb2x1dGlvbiBlbmNvZGluZyBmdW5jdGlvbmFsaXRpZXMuDQo+ID4gKw0KPiA+ICtwcm9w ZXJ0aWVzOg0KPiA+ICsgIGNvbXBhdGlibGU6DQo+ID4gKyAgICBlbnVtOg0KPiA+ICsgICAgICAt IG1lZGlhdGVrLG10ODE3My12Y29kZWMtZW5jLXZwOA0KPiA+ICsgICAgICAtIG1lZGlhdGVrLG10 ODE3My12Y29kZWMtZW5jDQo+ID4gKyAgICAgIC0gbWVkaWF0ZWssbXQ4MTgzLXZjb2RlYy1lbmMN Cj4gPiArICAgICAgLSBtZWRpYXRlayxtdDgxOTItdmNvZGVjLWVuYw0KPiA+ICsgICAgICAtIG1l ZGlhdGVrLG10ODE5NS12Y29kZWMtZW5jDQo+ID4gKw0KPiA+ICsgIHJlZzoNCj4gPiArICAgIG1h eEl0ZW1zOiAxDQo+ID4gKw0KPiA+ICsgIGludGVycnVwdHM6DQo+ID4gKyAgICBtYXhJdGVtczog MQ0KPiA+ICsNCj4gPiArICBjbG9ja3M6DQo+ID4gKyAgICBtaW5JdGVtczogMQ0KPiA+ICsgICAg bWF4SXRlbXM6IDUNCj4gPiArDQo+ID4gKyAgY2xvY2stbmFtZXM6DQo+ID4gKyAgICBtaW5JdGVt czogMQ0KPiA+ICsgICAgbWF4SXRlbXM6IDUNCj4gPiArDQo+ID4gKyAgYXNzaWduZWQtY2xvY2tz OiB0cnVlDQo+ID4gKw0KPiA+ICsgIGFzc2lnbmVkLWNsb2NrLXBhcmVudHM6IHRydWUNCj4gPiAr DQo+ID4gKyAgaW9tbXVzOg0KPiA+ICsgICAgbWluSXRlbXM6IDENCj4gPiArICAgIG1heEl0ZW1z OiAzMg0KPiA+ICsgICAgZGVzY3JpcHRpb246IHwNCj4gPiArICAgICAgTGlzdCBvZiB0aGUgaGFy ZHdhcmUgcG9ydCBpbiByZXNwZWN0aXZlIElPTU1VIGJsb2NrIGZvcg0KPiA+IGN1cnJlbnQgU29j cy4NCj4gPiArICAgICAgUmVmZXIgdG8gYmluZGluZ3MvaW9tbXUvbWVkaWF0ZWssaW9tbXUueWFt bC4NCj4gPiArDQo+ID4gKyAgZG1hLXJhbmdlczoNCj4gPiArICAgIG1heEl0ZW1zOiAxDQo+ID4g KyAgICBkZXNjcmlwdGlvbjogfA0KPiA+ICsgICAgICBEZXNjcmliZXMgdGhlIHBoeXNpY2FsIGFk ZHJlc3Mgc3BhY2Ugb2YgSU9NTVUgbWFwcyB0bw0KPiA+IG1lbW9yeS4NCj4gPiArDQo+ID4gKyAg bWVkaWF0ZWssbGFyYjoNCj4gPiArICAgICRyZWY6IC9zY2hlbWFzL3R5cGVzLnlhbWwjL2RlZmlu aXRpb25zL3BoYW5kbGUNCj4gPiArICAgIG1heEl0ZW1zOiAxDQo+ID4gKyAgICBkZXNjcmlwdGlv bjogfA0KPiA+ICsgICAgICBNdXN0IGNvbnRhaW4gdGhlIGxvY2FsIGFyYml0ZXJzIGluIHRoZSBj dXJyZW50IFNvY3MuDQo+ID4gKw0KPiA+ICsgIG1lZGlhdGVrLHZwdToNCj4gPiArICAgICRyZWY6 IC9zY2hlbWFzL3R5cGVzLnlhbWwjL2RlZmluaXRpb25zL3BoYW5kbGUNCj4gPiArICAgIG1heEl0 ZW1zOiAxDQo+ID4gKyAgICBkZXNjcmlwdGlvbjoNCj4gPiArICAgICAgRGVzY3JpYmVzIHBvaW50 IHRvIHZwdS4NCj4gPiArDQo+ID4gKyAgbWVkaWF0ZWssc2NwOg0KPiA+ICsgICAgJHJlZjogL3Nj aGVtYXMvdHlwZXMueWFtbCMvZGVmaW5pdGlvbnMvcGhhbmRsZQ0KPiA+ICsgICAgbWF4SXRlbXM6 IDENCj4gPiArICAgIGRlc2NyaXB0aW9uOg0KPiA+ICsgICAgICBEZXNjcmliZXMgcG9pbnQgdG8g c2NwLg0KPiA+ICsNCj4gPiArcmVxdWlyZWQ6DQo+ID4gKyAgLSBjb21wYXRpYmxlDQo+ID4gKyAg LSByZWcNCj4gPiArICAtIGludGVycnVwdHMNCj4gPiArICAtIGNsb2Nrcw0KPiA+ICsgIC0gY2xv Y2stbmFtZXMNCj4gPiArICAtIGlvbW11cw0KPiA+ICsgIC0gYXNzaWduZWQtY2xvY2tzDQo+ID4g KyAgLSBhc3NpZ25lZC1jbG9jay1wYXJlbnRzDQo+ID4gKw0KPiA+ICthbGxPZjoNCj4gPiArICAt IGlmOg0KPiA+ICsgICAgICBwcm9wZXJ0aWVzOg0KPiA+ICsgICAgICAgIGNvbXBhdGlibGU6DQo+ ID4gKyAgICAgICAgICBjb250YWluczoNCj4gPiArICAgICAgICAgICAgZW51bToNCj4gPiArICAg ICAgICAgICAgICAtIG1lZGlhdGVrLG10ODE4My12Y29kZWMtZW5jDQo+ID4gKyAgICAgICAgICAg ICAgLSBtZWRpYXRlayxtdDgxOTItdmNvZGVjLWVuYw0KPiA+ICsNCj4gPiArICAgIHRoZW46DQo+ ID4gKyAgICAgIHJlcXVpcmVkOg0KPiA+ICsgICAgICAgIC0gbWVkaWF0ZWssc2NwDQo+ID4gKw0K PiA+ICsgIC0gaWY6DQo+ID4gKyAgICAgIHByb3BlcnRpZXM6DQo+ID4gKyAgICAgICAgY29tcGF0 aWJsZToNCj4gPiArICAgICAgICAgIGNvbnRhaW5zOg0KPiA+ICsgICAgICAgICAgICBlbnVtOg0K PiA+ICsgICAgICAgICAgICAgIC0gbWVkaWF0ZWssbXQ4MTczLXZjb2RlYy1lbmMtdnA4DQo+ID4g KyAgICAgICAgICAgICAgLSBtZWRpYXRlayxtdDgxNzMtdmNvZGVjLWVuYw0KPiA+ICsNCj4gPiAr ICAgIHRoZW46DQo+ID4gKyAgICAgIHJlcXVpcmVkOg0KPiA+ICsgICAgICAgIC0gbWVkaWF0ZWss dnB1DQo+ID4gKw0KPiA+ICsgIC0gaWY6DQo+ID4gKyAgICAgIHByb3BlcnRpZXM6DQo+ID4gKyAg ICAgICAgY29tcGF0aWJsZToNCj4gPiArICAgICAgICAgIGVudW06DQo+ID4gKyAgICAgICAgICAg IC0gbWVkaWF0ZWssbXQ4MTczLXZjb2RlYy1lbmMNCj4gPiArICAgICAgICAgICAgLSBtZWRpYXRl ayxtdDgxOTItdmNvZGVjLWVuYw0KPiA+ICsgICAgICAgICAgICAtIG1lZGlhdGVrLG10ODE3My12 Y29kZWMtZW5jDQo+ID4gKw0KPiA+ICsgICAgdGhlbjoNCj4gPiArICAgICAgcHJvcGVydGllczoN Cj4gPiArICAgICAgICBjbG9jazoNCj4gPiArICAgICAgICAgIGl0ZW1zOg0KPiA+ICsgICAgICAg ICAgICBtaW5JdGVtczogMQ0KPiA+ICsgICAgICAgICAgICBtYXhJdGVtczogMQ0KPiA+ICsgICAg ICAgIGNsb2NrLW5hbWVzOg0KPiA+ICsgICAgICAgICAgaXRlbXM6DQo+ID4gKyAgICAgICAgICAg IC0gY29uc3Q6IHZlbmNfc2VsDQo+ID4gKyAgICBlbHNlOiAgIyBmb3IgdnA4IGh3IGRlY29kZXIN Cj4gPiArICAgICAgcHJvcGVydGllczoNCj4gPiArICAgICAgICBjbG9jazoNCj4gPiArICAgICAg ICAgIGl0ZW1zOg0KPiA+ICsgICAgICAgICAgICBtaW5JdGVtczogMQ0KPiA+ICsgICAgICAgICAg ICBtYXhJdGVtczogMQ0KPiA+ICsgICAgICAgIGNsb2NrLW5hbWVzOg0KPiA+ICsgICAgICAgICAg aXRlbXM6DQo+ID4gKyAgICAgICAgICAgIC0gY29uc3Q6IHZlbmNfbHRfc2VsDQo+ID4gKw0KPiA+ ICthZGRpdGlvbmFsUHJvcGVydGllczogZmFsc2UNCj4gPiArDQo+ID4gK2V4YW1wbGVzOg0KPiA+ ICsgIC0gfA0KPiA+ICsgICAgI2luY2x1ZGUgPGR0LWJpbmRpbmdzL2ludGVycnVwdC1jb250cm9s bGVyL2FybS1naWMuaD4NCj4gPiArICAgICNpbmNsdWRlIDxkdC1iaW5kaW5ncy9jbG9jay9tdDgx NzMtY2xrLmg+DQo+ID4gKyAgICAjaW5jbHVkZSA8ZHQtYmluZGluZ3MvbWVtb3J5L210ODE3My1s YXJiLXBvcnQuaD4NCj4gPiArICAgICNpbmNsdWRlIDxkdC1iaW5kaW5ncy9pbnRlcnJ1cHQtY29u dHJvbGxlci9pcnEuaD4NCj4gPiArDQo+ID4gKyAgICB2Y29kZWNfZW5jX2F2YzogdmNvZGVjQDE4 MDAyMDAwIHsNCj4gPiArICAgICAgY29tcGF0aWJsZSA9ICJtZWRpYXRlayxtdDgxNzMtdmNvZGVj LWVuYyI7DQo+ID4gKyAgICAgIHJlZyA9IDwweDE4MDAyMDAwIDB4MTAwMD47DQo+ID4gKyAgICAg IGludGVycnVwdHMgPSA8R0lDX1NQSSAxOTggSVJRX1RZUEVfTEVWRUxfTE9XPjsNCj4gPiArICAg ICAgaW9tbXVzID0gPCZpb21tdSBNNFVfUE9SVF9WRU5DX1JDUFU+LA0KPiA+ICsgICAgICAgICAg ICAgPCZpb21tdSBNNFVfUE9SVF9WRU5DX1JFQz4sDQo+ID4gKyAgICAgICAgICAgICA8JmlvbW11 IE00VV9QT1JUX1ZFTkNfQlNETUE+LA0KPiA+ICsgICAgICAgICAgICAgPCZpb21tdSBNNFVfUE9S VF9WRU5DX1NWX0NPTVY+LA0KPiA+ICsgICAgICAgICAgICAgPCZpb21tdSBNNFVfUE9SVF9WRU5D X1JEX0NPTVY+LA0KPiA+ICsgICAgICAgICAgICAgPCZpb21tdSBNNFVfUE9SVF9WRU5DX0NVUl9M VU1BPiwNCj4gPiArICAgICAgICAgICAgIDwmaW9tbXUgTTRVX1BPUlRfVkVOQ19DVVJfQ0hST01B PiwNCj4gPiArICAgICAgICAgICAgIDwmaW9tbXUgTTRVX1BPUlRfVkVOQ19SRUZfTFVNQT4sDQo+ ID4gKyAgICAgICAgICAgICA8JmlvbW11IE00VV9QT1JUX1ZFTkNfUkVGX0NIUk9NQT4sDQo+ID4g KyAgICAgICAgICAgICA8JmlvbW11IE00VV9QT1JUX1ZFTkNfTkJNX1JETUE+LA0KPiA+ICsgICAg ICAgICAgICAgPCZpb21tdSBNNFVfUE9SVF9WRU5DX05CTV9XRE1BPjsNCj4gPiArICAgICAgbWVk aWF0ZWssbGFyYiA9IDwmbGFyYjM+Ow0KPiA+ICsgICAgICBtZWRpYXRlayx2cHUgPSA8JnZwdT47 DQo+ID4gKyAgICAgIGNsb2NrcyA9IDwmdG9wY2tnZW4gQ0xLX1RPUF9WRU5DX1NFTD47DQo+ID4g KyAgICAgIGNsb2NrLW5hbWVzID0gInZlbmNfc2VsIjsNCj4gPiArICAgICAgYXNzaWduZWQtY2xv Y2tzID0gPCZ0b3Bja2dlbiBDTEtfVE9QX1ZFTkNfU0VMPjsNCj4gPiArICAgICAgYXNzaWduZWQt Y2xvY2stcGFyZW50cyA9IDwmdG9wY2tnZW4gQ0xLX1RPUF9WQ09ERUNQTEw+Ow0KPiA+ICsgICAg fTsNCj4gPiArDQo+ID4gKyAgICB2Y29kZWNfZW5jX3ZwODogdmNvZGVjQDE5MDAyMDAwIHsNCj4g PiArICAgICAgY29tcGF0aWJsZSA9ICJtZWRpYXRlayxtdDgxNzMtdmNvZGVjLWVuYy12cDgiOw0K PiA+ICsgICAgICByZWcgPSAgPDB4MTkwMDIwMDAgMHgxMDAwPjsJLyogVkVOQ19MVF9TWVMgKi8N Cj4gPiArICAgICAgaW50ZXJydXB0cyA9IDxHSUNfU1BJIDIwMiBJUlFfVFlQRV9MRVZFTF9MT1c+ Ow0KPiA+ICsgICAgICBpb21tdXMgPSA8JmlvbW11IE00VV9QT1JUX1ZFTkNfUkNQVV9TRVQyPiwN Cj4gPiArICAgICAgICAgICAgIDwmaW9tbXUgTTRVX1BPUlRfVkVOQ19SRUNfRlJNX1NFVDI+LA0K PiA+ICsgICAgICAgICAgICAgPCZpb21tdSBNNFVfUE9SVF9WRU5DX0JTRE1BX1NFVDI+LA0KPiA+ ICsgICAgICAgICAgICAgPCZpb21tdSBNNFVfUE9SVF9WRU5DX1NWX0NPTUFfU0VUMj4sDQo+ID4g KyAgICAgICAgICAgICA8JmlvbW11IE00VV9QT1JUX1ZFTkNfUkRfQ09NQV9TRVQyPiwNCj4gPiAr ICAgICAgICAgICAgIDwmaW9tbXUgTTRVX1BPUlRfVkVOQ19DVVJfTFVNQV9TRVQyPiwNCj4gPiAr ICAgICAgICAgICAgIDwmaW9tbXUgTTRVX1BPUlRfVkVOQ19DVVJfQ0hST01BX1NFVDI+LA0KPiA+ ICsgICAgICAgICAgICAgPCZpb21tdSBNNFVfUE9SVF9WRU5DX1JFRl9MVU1BX1NFVDI+LA0KPiA+ ICsgICAgICAgICAgICAgPCZpb21tdSBNNFVfUE9SVF9WRU5DX1JFQ19DSFJPTUFfU0VUMj47DQo+ ID4gKyAgICAgIG1lZGlhdGVrLGxhcmIgPSA8JmxhcmI1PjsNCj4gPiArICAgICAgbWVkaWF0ZWss dnB1ID0gPCZ2cHU+Ow0KPiA+ICsgICAgICBjbG9ja3MgPSA8JnRvcGNrZ2VuIENMS19UT1BfVkVO Q19MVF9TRUw+Ow0KPiA+ICsgICAgICBjbG9jay1uYW1lcyA9ICJ2ZW5jX2x0X3NlbCI7DQo+ID4g KyAgICAgIGFzc2lnbmVkLWNsb2NrcyA9IDwmdG9wY2tnZW4gQ0xLX1RPUF9WRU5DX0xUX1NFTD47 DQo+ID4gKyAgICAgIGFzc2lnbmVkLWNsb2NrLXBhcmVudHMgPSA8JnRvcGNrZ2VuDQo+ID4gQ0xL X1RPUF9WQ09ERUNQTExfMzcwUDU+Ow0KPiA+ICsgICAgfTsNCj4gPiBkaWZmIC0tZ2l0IGEvRG9j dW1lbnRhdGlvbi9kZXZpY2V0cmVlL2JpbmRpbmdzL21lZGlhL21lZGlhdGVrLQ0KPiA+IHZjb2Rl Yy50eHQgYi9Eb2N1bWVudGF0aW9uL2RldmljZXRyZWUvYmluZGluZ3MvbWVkaWEvbWVkaWF0ZWst DQo+ID4gdmNvZGVjLnR4dA0KPiA+IGRlbGV0ZWQgZmlsZSBtb2RlIDEwMDY0NA0KPiA+IGluZGV4 IDY2NWE5NTA4NzA4ZS4uMDAwMDAwMDAwMDAwDQo+ID4gLS0tIGEvRG9jdW1lbnRhdGlvbi9kZXZp Y2V0cmVlL2JpbmRpbmdzL21lZGlhL21lZGlhdGVrLXZjb2RlYy50eHQNCj4gPiArKysgL2Rldi9u dWxsDQo+ID4gQEAgLTEsMTMxICswLDAgQEANCj4gPiAtTWVkaWF0ZWsgVmlkZW8gQ29kZWMNCj4g PiAtDQo+ID4gLU1lZGlhdGVrIFZpZGVvIENvZGVjIGlzIHRoZSB2aWRlbyBjb2RlYyBodyBwcmVz ZW50IGluIE1lZGlhdGVrDQo+ID4gU29DcyB3aGljaA0KPiA+IC1zdXBwb3J0cyBoaWdoIHJlc29s dXRpb24gZW5jb2RpbmcgYW5kIGRlY29kaW5nIGZ1bmN0aW9uYWxpdGllcy4NCj4gPiAtDQo+ID4g LVJlcXVpcmVkIHByb3BlcnRpZXM6DQo+ID4gLS0gY29tcGF0aWJsZSA6IG11c3QgYmUgb25lIG9m IHRoZSBmb2xsb3dpbmcgc3RyaW5nOg0KPiA+IC0gICJtZWRpYXRlayxtdDgxNzMtdmNvZGVjLWVu Yy12cDgiIGZvciBtdDgxNzMgdnA4IGVuY29kZXIuDQo+ID4gLSAgIm1lZGlhdGVrLG10ODE3My12 Y29kZWMtZW5jIiBmb3IgbXQ4MTczIGF2YyBlbmNvZGVyLg0KPiA+IC0gICJtZWRpYXRlayxtdDgx ODMtdmNvZGVjLWVuYyIgZm9yIE1UODE4MyBlbmNvZGVyLg0KPiA+IC0gICJtZWRpYXRlayxtdDgx NzMtdmNvZGVjLWRlYyIgZm9yIE1UODE3MyBkZWNvZGVyLg0KPiA+IC0gICJtZWRpYXRlayxtdDgx OTItdmNvZGVjLWVuYyIgZm9yIE1UODE5MiBlbmNvZGVyLg0KPiA+IC0gICJtZWRpYXRlayxtdDgx ODMtdmNvZGVjLWRlYyIgZm9yIE1UODE4MyBkZWNvZGVyLg0KPiA+IC0gICJtZWRpYXRlayxtdDgx OTUtdmNvZGVjLWVuYyIgZm9yIE1UODE5NSBlbmNvZGVyLg0KPiA+IC0tIHJlZyA6IFBoeXNpY2Fs IGJhc2UgYWRkcmVzcyBvZiB0aGUgdmlkZW8gY29kZWMgcmVnaXN0ZXJzIGFuZA0KPiA+IGxlbmd0 aCBvZg0KPiA+IC0gIG1lbW9yeSBtYXBwZWQgcmVnaW9uLg0KPiA+IC0tIGludGVycnVwdHMgOiBp bnRlcnJ1cHQgbnVtYmVyIHRvIHRoZSBjcHUuDQo+ID4gLS0gbWVkaWF0ZWssbGFyYiA6IG11c3Qg Y29udGFpbiB0aGUgbG9jYWwgYXJiaXRlcnMgaW4gdGhlIGN1cnJlbnQNCj4gPiBTb2NzLg0KPiA+ IC0tIGNsb2NrcyA6IGxpc3Qgb2YgY2xvY2sgc3BlY2lmaWVycywgY29ycmVzcG9uZGluZyB0byBl bnRyaWVzIGluDQo+ID4gLSAgdGhlIGNsb2NrLW5hbWVzIHByb3BlcnR5Lg0KPiA+IC0tIGNsb2Nr LW5hbWVzOiBhdmMgZW5jb2RlciBtdXN0IGNvbnRhaW4gInZlbmNfc2VsIiwgdnA4IGVuY29kZXIN Cj4gPiBtdXN0DQo+ID4gLSAgY29udGFpbiAidmVuY19sdF9zZWwiLCBkZWNvZGVyIG11c3QgY29u dGFpbiAidmNvZGVjcGxsIiwNCj4gPiAidW5pdnBsbF9kMiIsDQo+ID4gLSAgImNsa19jY2k0MDBf c2VsIiwgInZkZWNfc2VsIiwgInZkZWNwbGwiLCAidmVuY3BsbCIsDQo+ID4gInZlbmNfbHRfc2Vs IiwNCj4gPiAtICAidmRlY19idXNfY2xrX3NyYyIuDQo+ID4gLS0gaW9tbXVzIDogc2hvdWxkIHBv aW50IHRvIHRoZSByZXNwZWN0aXZlIElPTU1VIGJsb2NrIHdpdGggbWFzdGVyDQo+ID4gcG9ydCBh cw0KPiA+IC0gIGFyZ3VtZW50LCBzZWUNCj4gPiBEb2N1bWVudGF0aW9uL2RldmljZXRyZWUvYmlu ZGluZ3MvaW9tbXUvbWVkaWF0ZWssaW9tbXUueWFtbA0KPiA+IC0gIGZvciBkZXRhaWxzLg0KPiA+ IC0tIGRtYS1yYW5nZXMgOiBkZXNjcmliZXMgdGhlIGRtYSBhZGRyZXNzIHJhbmdlIHNwYWNlIHRo YXQgdGhlDQo+ID4gY29kZWMgaHcgYWNjZXNzLg0KPiA+IC1PbmUgb2YgdGhlIHR3byBmb2xsb3dp bmcgbm9kZXM6DQo+ID4gLS0gbWVkaWF0ZWssdnB1IDogdGhlIG5vZGUgb2YgdGhlIHZpZGVvIHBy b2Nlc3NvciB1bml0LCBpZiB1c2luZw0KPiA+IFZQVS4NCj4gPiAtLSBtZWRpYXRlayxzY3AgOiB0 aGUgbm9kZSBvZiB0aGUgU0NQIHVuaXQsIGlmIHVzaW5nIFNDUC4NCj4gPiAtDQo+ID4gLQ0KPiA+ IC1FeGFtcGxlOg0KPiA+IC0NCj4gPiAtdmNvZGVjX2RlYzogdmNvZGVjQDE2MDAwMDAwIHsNCj4g PiAtICAgIGNvbXBhdGlibGUgPSAibWVkaWF0ZWssbXQ4MTczLXZjb2RlYy1kZWMiOw0KPiA+IC0g ICAgcmVnID0gPDAgMHgxNjAwMDAwMCAwIDB4MTAwPiwgICAvKlZERUNfU1lTKi8NCj4gPiAtICAg ICAgICAgIDwwIDB4MTYwMjAwMDAgMCAweDEwMDA+LCAgLypWREVDX01JU0MqLw0KPiA+IC0gICAg ICAgICAgPDAgMHgxNjAyMTAwMCAwIDB4ODAwPiwgICAvKlZERUNfTEQqLw0KPiA+IC0gICAgICAg ICAgPDAgMHgxNjAyMTgwMCAwIDB4ODAwPiwgICAvKlZERUNfVE9QKi8NCj4gPiAtICAgICAgICAg IDwwIDB4MTYwMjIwMDAgMCAweDEwMDA+LCAgLypWREVDX0NNKi8NCj4gPiAtICAgICAgICAgIDww IDB4MTYwMjMwMDAgMCAweDEwMDA+LCAgLypWREVDX0FEKi8NCj4gPiAtICAgICAgICAgIDwwIDB4 MTYwMjQwMDAgMCAweDEwMDA+LCAgLypWREVDX0FWKi8NCj4gPiAtICAgICAgICAgIDwwIDB4MTYw MjUwMDAgMCAweDEwMDA+LCAgLypWREVDX1BQKi8NCj4gPiAtICAgICAgICAgIDwwIDB4MTYwMjY4 MDAgMCAweDgwMD4sICAgLypWUDhfVkQqLw0KPiA+IC0gICAgICAgICAgPDAgMHgxNjAyNzAwMCAw IDB4ODAwPiwgICAvKlZQNl9WRCovDQo+ID4gLSAgICAgICAgICA8MCAweDE2MDI3ODAwIDAgMHg4 MDA+LCAgIC8qVlA4X1ZMKi8NCj4gPiAtICAgICAgICAgIDwwIDB4MTYwMjg0MDAgMCAweDQwMD47 ICAgLypWUDlfVkQqLw0KPiA+IC0gICAgaW50ZXJydXB0cyA9IDxHSUNfU1BJIDIwNCBJUlFfVFlQ RV9MRVZFTF9MT1c+Ow0KPiA+IC0gICAgbWVkaWF0ZWssbGFyYiA9IDwmbGFyYjE+Ow0KPiA+IC0g ICAgaW9tbXVzID0gPCZpb21tdSBNNFVfUE9SVF9IV19WREVDX01DX0VYVD4sDQo+ID4gLSAgICAg ICAgICAgICA8JmlvbW11IE00VV9QT1JUX0hXX1ZERUNfUFBfRVhUPiwNCj4gPiAtICAgICAgICAg ICAgIDwmaW9tbXUgTTRVX1BPUlRfSFdfVkRFQ19BVkNfTVZfRVhUPiwNCj4gPiAtICAgICAgICAg ICAgIDwmaW9tbXUgTTRVX1BPUlRfSFdfVkRFQ19QUkVEX1JEX0VYVD4sDQo+ID4gLSAgICAgICAg ICAgICA8JmlvbW11IE00VV9QT1JUX0hXX1ZERUNfUFJFRF9XUl9FWFQ+LA0KPiA+IC0gICAgICAg ICAgICAgPCZpb21tdSBNNFVfUE9SVF9IV19WREVDX1VGT19FWFQ+LA0KPiA+IC0gICAgICAgICAg ICAgPCZpb21tdSBNNFVfUE9SVF9IV19WREVDX1ZMRF9FWFQ+LA0KPiA+IC0gICAgICAgICAgICAg PCZpb21tdSBNNFVfUE9SVF9IV19WREVDX1ZMRDJfRVhUPjsNCj4gPiAtICAgIG1lZGlhdGVrLHZw dSA9IDwmdnB1PjsNCj4gPiAtICAgIHBvd2VyLWRvbWFpbnMgPSA8JnNjcHN5cyBNVDgxNzNfUE9X RVJfRE9NQUlOX1ZERUM+Ow0KPiA+IC0gICAgY2xvY2tzID0gPCZhcG1peGVkc3lzIENMS19BUE1J WEVEX1ZDT0RFQ1BMTD4sDQo+ID4gLSAgICAgICAgICAgICA8JnRvcGNrZ2VuIENMS19UT1BfVU5J VlBMTF9EMj4sDQo+ID4gLSAgICAgICAgICAgICA8JnRvcGNrZ2VuIENMS19UT1BfQ0NJNDAwX1NF TD4sDQo+ID4gLSAgICAgICAgICAgICA8JnRvcGNrZ2VuIENMS19UT1BfVkRFQ19TRUw+LA0KPiA+ IC0gICAgICAgICAgICAgPCZ0b3Bja2dlbiBDTEtfVE9QX1ZDT0RFQ1BMTD4sDQo+ID4gLSAgICAg ICAgICAgICA8JmFwbWl4ZWRzeXMgQ0xLX0FQTUlYRURfVkVOQ1BMTD4sDQo+ID4gLSAgICAgICAg ICAgICA8JnRvcGNrZ2VuIENMS19UT1BfVkVOQ19MVF9TRUw+LA0KPiA+IC0gICAgICAgICAgICAg PCZ0b3Bja2dlbiBDTEtfVE9QX1ZDT0RFQ1BMTF8zNzBQNT47DQo+ID4gLSAgICBjbG9jay1uYW1l cyA9ICJ2Y29kZWNwbGwiLA0KPiA+IC0gICAgICAgICAgICAgICAgICAidW5pdnBsbF9kMiIsDQo+ ID4gLSAgICAgICAgICAgICAgICAgICJjbGtfY2NpNDAwX3NlbCIsDQo+ID4gLSAgICAgICAgICAg ICAgICAgICJ2ZGVjX3NlbCIsDQo+ID4gLSAgICAgICAgICAgICAgICAgICJ2ZGVjcGxsIiwNCj4g PiAtICAgICAgICAgICAgICAgICAgInZlbmNwbGwiLA0KPiA+IC0gICAgICAgICAgICAgICAgICAi dmVuY19sdF9zZWwiLA0KPiA+IC0gICAgICAgICAgICAgICAgICAidmRlY19idXNfY2xrX3NyYyI7 DQo+ID4gLSAgICBhc3NpZ25lZC1jbG9ja3MgPSA8JnRvcGNrZ2VuIENMS19UT1BfVkVOQ19MVF9T RUw+LA0KPiA+IC0gICAgICAgICAgICAgICAgICAgICAgPCZ0b3Bja2dlbiBDTEtfVE9QX0NDSTQw MF9TRUw+LA0KPiA+IC0gICAgICAgICAgICAgICAgICAgICAgPCZ0b3Bja2dlbiBDTEtfVE9QX1ZE RUNfU0VMPiwNCj4gPiAtICAgICAgICAgICAgICAgICAgICAgIDwmYXBtaXhlZHN5cyBDTEtfQVBN SVhFRF9WQ09ERUNQTEw+LA0KPiA+IC0gICAgICAgICAgICAgICAgICAgICAgPCZhcG1peGVkc3lz IENMS19BUE1JWEVEX1ZFTkNQTEw+Ow0KPiA+IC0gICAgYXNzaWduZWQtY2xvY2stcGFyZW50cyA9 IDwmdG9wY2tnZW4gQ0xLX1RPUF9WQ09ERUNQTExfMzcwUDU+LA0KPiA+IC0gICAgICAgICAgICAg ICAgICAgICAgICAgICAgIDwmdG9wY2tnZW4gQ0xLX1RPUF9VTklWUExMX0QyPiwNCj4gPiAtICAg ICAgICAgICAgICAgICAgICAgICAgICAgICA8JnRvcGNrZ2VuIENMS19UT1BfVkNPREVDUExMPjsN Cj4gPiAtICAgIGFzc2lnbmVkLWNsb2NrLXJhdGVzID0gPDA+LCA8MD4sIDwwPiwgPDE0ODIwMDAw MDA+LA0KPiA+IDw4MDAwMDAwMDA+Ow0KPiA+IC0gIH07DQo+ID4gLQ0KPiA+IC12Y29kZWNfZW5j X2F2YzogdmNvZGVjQDE4MDAyMDAwIHsNCj4gPiAtICAgIGNvbXBhdGlibGUgPSAibWVkaWF0ZWss bXQ4MTczLXZjb2RlYy1lbmMiOw0KPiA+IC0gICAgcmVnID0gPDAgMHgxODAwMjAwMCAwIDB4MTAw MD47DQo+ID4gLSAgICBpbnRlcnJ1cHRzID0gPEdJQ19TUEkgMTk4IElSUV9UWVBFX0xFVkVMX0xP Vz47DQo+ID4gLSAgICBpb21tdXMgPSA8JmlvbW11IE00VV9QT1JUX1ZFTkNfUkNQVT4sDQo+ID4g LSAgICAgICAgICAgICA8JmlvbW11IE00VV9QT1JUX1ZFTkNfUkVDPiwNCj4gPiAtICAgICAgICAg ICAgIDwmaW9tbXUgTTRVX1BPUlRfVkVOQ19CU0RNQT4sDQo+ID4gLSAgICAgICAgICAgICA8Jmlv bW11IE00VV9QT1JUX1ZFTkNfU1ZfQ09NVj4sDQo+ID4gLSAgICAgICAgICAgICA8JmlvbW11IE00 VV9QT1JUX1ZFTkNfUkRfQ09NVj4sDQo+ID4gLSAgICAgICAgICAgICA8JmlvbW11IE00VV9QT1JU X1ZFTkNfQ1VSX0xVTUE+LA0KPiA+IC0gICAgICAgICAgICAgPCZpb21tdSBNNFVfUE9SVF9WRU5D X0NVUl9DSFJPTUE+LA0KPiA+IC0gICAgICAgICAgICAgPCZpb21tdSBNNFVfUE9SVF9WRU5DX1JF Rl9MVU1BPiwNCj4gPiAtICAgICAgICAgICAgIDwmaW9tbXUgTTRVX1BPUlRfVkVOQ19SRUZfQ0hS T01BPiwNCj4gPiAtICAgICAgICAgICAgIDwmaW9tbXUgTTRVX1BPUlRfVkVOQ19OQk1fUkRNQT4s DQo+ID4gLSAgICAgICAgICAgICA8JmlvbW11IE00VV9QT1JUX1ZFTkNfTkJNX1dETUE+Ow0KPiA+ IC0gICAgbWVkaWF0ZWssbGFyYiA9IDwmbGFyYjM+Ow0KPiA+IC0gICAgbWVkaWF0ZWssdnB1ID0g PCZ2cHU+Ow0KPiA+IC0gICAgY2xvY2tzID0gPCZ0b3Bja2dlbiBDTEtfVE9QX1ZFTkNfU0VMPjsN Cj4gPiAtICAgIGNsb2NrLW5hbWVzID0gInZlbmNfc2VsIjsNCj4gPiAtICAgIGFzc2lnbmVkLWNs b2NrcyA9IDwmdG9wY2tnZW4gQ0xLX1RPUF9WRU5DX1NFTD47DQo+ID4gLSAgICBhc3NpZ25lZC1j bG9jay1wYXJlbnRzID0gPCZ0b3Bja2dlbiBDTEtfVE9QX1ZDT0RFQ1BMTD47DQo+ID4gLSAgfTsN Cj4gPiAtDQo+ID4gLXZjb2RlY19lbmNfdnA4OiB2Y29kZWNAMTkwMDIwMDAgew0KPiA+IC0gICAg Y29tcGF0aWJsZSA9ICJtZWRpYXRlayxtdDgxNzMtdmNvZGVjLWVuYy12cDgiOw0KPiA+IC0gICAg cmVnID0gIDwwIDB4MTkwMDIwMDAgMCAweDEwMDA+OwkvKiBWRU5DX0xUX1NZUyAqLw0KPiA+IC0g ICAgaW50ZXJydXB0cyA9IDxHSUNfU1BJIDIwMiBJUlFfVFlQRV9MRVZFTF9MT1c+Ow0KPiA+IC0g ICAgaW9tbXVzID0gPCZpb21tdSBNNFVfUE9SVF9WRU5DX1JDUFVfU0VUMj4sDQo+ID4gLSAgICAg ICAgICAgICA8JmlvbW11IE00VV9QT1JUX1ZFTkNfUkVDX0ZSTV9TRVQyPiwNCj4gPiAtICAgICAg ICAgICAgIDwmaW9tbXUgTTRVX1BPUlRfVkVOQ19CU0RNQV9TRVQyPiwNCj4gPiAtICAgICAgICAg ICAgIDwmaW9tbXUgTTRVX1BPUlRfVkVOQ19TVl9DT01BX1NFVDI+LA0KPiA+IC0gICAgICAgICAg ICAgPCZpb21tdSBNNFVfUE9SVF9WRU5DX1JEX0NPTUFfU0VUMj4sDQo+ID4gLSAgICAgICAgICAg ICA8JmlvbW11IE00VV9QT1JUX1ZFTkNfQ1VSX0xVTUFfU0VUMj4sDQo+ID4gLSAgICAgICAgICAg ICA8JmlvbW11IE00VV9QT1JUX1ZFTkNfQ1VSX0NIUk9NQV9TRVQyPiwNCj4gPiAtICAgICAgICAg ICAgIDwmaW9tbXUgTTRVX1BPUlRfVkVOQ19SRUZfTFVNQV9TRVQyPiwNCj4gPiAtICAgICAgICAg ICAgIDwmaW9tbXUgTTRVX1BPUlRfVkVOQ19SRUNfQ0hST01BX1NFVDI+Ow0KPiA+IC0gICAgbWVk aWF0ZWssbGFyYiA9IDwmbGFyYjU+Ow0KPiA+IC0gICAgbWVkaWF0ZWssdnB1ID0gPCZ2cHU+Ow0K PiA+IC0gICAgY2xvY2tzID0gPCZ0b3Bja2dlbiBDTEtfVE9QX1ZFTkNfTFRfU0VMPjsNCj4gPiAt ICAgIGNsb2NrLW5hbWVzID0gInZlbmNfbHRfc2VsIjsNCj4gPiAtICAgIGFzc2lnbmVkLWNsb2Nr cyA9IDwmdG9wY2tnZW4gQ0xLX1RPUF9WRU5DX0xUX1NFTD47DQo+ID4gLSAgICBhc3NpZ25lZC1j bG9jay1wYXJlbnRzID0gPCZ0b3Bja2dlbiBDTEtfVE9QX1ZDT0RFQ1BMTF8zNzBQNT47DQo+ID4g LSAgfTsNCj4gPiANCg== From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id AEBF7C433EF for ; Tue, 9 Nov 2021 10:19:19 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 77869610A0 for ; Tue, 9 Nov 2021 10:19:19 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.4.1 mail.kernel.org 77869610A0 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Date:CC:To:From:Subject:Message-ID:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=35lS6vbz2h+cM2rOFMU/GCpSs4HDycHkK0QHWul/BPY=; b=AJ/ISQEYxBkl5t zQdExqkTzjaDnqn5EO/sUuluA4vfIAhz54qT2vC03hmFp5WRnCNWl8V377X19ofeTexfKTGnxfCsB gP++U/IJI/RiXYC2SxiFAdu50PT6wVYU3QIVjrrZN1AFsstO8E+f72XXZtoOApKpdBpzAZZOTtr+a RBrdq4sQoc/OT03i86GSORQabC7u8P3Dct5/B3DrtVkUQSG3hGJz8CSUp9W1tqDGKBJhrzmMh/Pa4 RgP/WioARH2/FshwzYJxoxXsF8XnSkXueuLlBuxwzWaDP5elD01+zJTDptpAtR4L5h/GGpvIdroEA F3U52ZjfL9DctX3wCLfg==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1mkOCC-001TLZ-9y; Tue, 09 Nov 2021 10:17:40 +0000 Received: from mailgw01.mediatek.com ([216.200.240.184]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1mkOC7-001TJF-53; Tue, 09 Nov 2021 10:17:38 +0000 X-UUID: 91c2518b58c54fada28fb4bc8faf7074-20211109 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:MIME-Version:Content-Type:References:In-Reply-To:Date:CC:To:From:Subject:Message-ID; bh=lgB+CIAMiDCYGzfWesKt4W7X6tkU7sdlFZm48/brg6M=; b=KtHJuKZbTzNu91BPI8HimRXt6LLiLXrE8q/t5jzGj9l8lVuUbsUF/93IOTfV9sWY0NAf+douT5Fj033/7ihpOTQyANOqWz/ReWmD0TY9HUwJtqN83gvgAHbyeWUF7ibYvm+O7+gAZSkc7qwMN+84vF+olADrtJGebYnsBhSZH3U=; X-UUID: 91c2518b58c54fada28fb4bc8faf7074-20211109 Received: from mtkcas66.mediatek.inc [(172.29.193.44)] by mailgw01.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 1846846993; Tue, 09 Nov 2021 03:17:30 -0700 Received: from mtkexhb02.mediatek.inc (172.21.101.103) by MTKMBS62DR.mediatek.inc (172.29.94.18) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 9 Nov 2021 02:17:28 -0800 Received: from mtkmbs10n1.mediatek.inc (172.21.101.34) by mtkexhb02.mediatek.inc (172.21.101.103) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 9 Nov 2021 18:17:26 +0800 Received: from mhfsdcap04 (10.17.3.154) by mtkmbs10n1.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.2.792.15 via Frontend Transport; Tue, 9 Nov 2021 18:17:24 +0800 Message-ID: Subject: Re: [PATCH v8, 07/17] dt-bindings: media: mtk-vcodec: Separate video encoder and decoder dt-bindings From: "yunfei.dong@mediatek.com" To: Dafna Hirschfeld , Alexandre Courbot , Hans Verkuil , "Tzung-Bi Shih" , Tiffany Lin , Andrew-CT Chen , Mauro Carvalho Chehab , Rob Herring , Matthias Brugger , Tomasz Figa CC: Hsin-Yi Wang , Fritz Koenig , Benjamin Gaignard , Daniel Vetter , dri-devel , Irui Wang , , , , , , , , Rob Herring , Ezequiel Garcia , "Collabora Kernel ML" Date: Tue, 9 Nov 2021 18:17:24 +0800 In-Reply-To: References: <20211029035527.454-1-yunfei.dong@mediatek.com> <20211029035527.454-8-yunfei.dong@mediatek.com> X-Mailer: Evolution 3.28.5-0ubuntu0.18.04.2 MIME-Version: 1.0 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20211109_021735_220224_61EB1AB8 X-CRM114-Status: GOOD ( 23.50 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Hi Dafna, Thanks for your suggestion, On Fri, 2021-10-29 at 13:49 +0200, Dafna Hirschfeld wrote: > > On 29.10.21 05:55, Yunfei Dong wrote: > > Decoder will use component framework to manage hardware, it is big > > difference with encoder. > > > > Reviewed-by: Rob Herring > > Signed-off-by: Yunfei Dong > > --- > > .../media/mediatek,vcodec-decoder.yaml | 176 > > +++++++++++++++++ > > .../media/mediatek,vcodec-encoder.yaml | 187 > > ++++++++++++++++++ > > .../bindings/media/mediatek-vcodec.txt | 131 ------------ > > 3 files changed, 363 insertions(+), 131 deletions(-) > > create mode 100644 > > Documentation/devicetree/bindings/media/mediatek,vcodec- > > decoder.yaml > > create mode 100644 > > Documentation/devicetree/bindings/media/mediatek,vcodec- > > encoder.yaml > > delete mode 100644 > > Documentation/devicetree/bindings/media/mediatek-vcodec.txt > > > > diff --git > > a/Documentation/devicetree/bindings/media/mediatek,vcodec- > > decoder.yaml > > b/Documentation/devicetree/bindings/media/mediatek,vcodec- > > decoder.yaml > > new file mode 100644 > > index 000000000000..5de37065fbce > > --- /dev/null > > +++ b/Documentation/devicetree/bindings/media/mediatek,vcodec- > > decoder.yaml > > @@ -0,0 +1,176 @@ > > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > > + > > +%YAML 1.2 > > +--- > > +$id: > > http://devicetree.org/schemas/media/mediatek,vcodec-decoder.yaml# > > +$schema: http://devicetree.org/meta-schemas/core.yaml# > > + > > +title: Mediatek Video Decode Accelerator With Component > > + > > +maintainers: > > + - Yunfei Dong > > + > > +description: |+ > > + Mediatek Video Decode is the video decode hardware present in > > Mediatek > > + SoCs which supports high resolution decoding functionalities. > > + > > +properties: > > + compatible: > > + enum: > > + - mediatek,mt8173-vcodec-dec > > + - mediatek,mt8183-vcodec-dec > > + > > + reg: > > + maxItems: 12 > > + > > + interrupts: > > + maxItems: 1 > > + > > + clocks: > > + maxItems: 8 > > + > > + clock-names: > > + items: > > + - const: vcodecpll > > + - const: univpll_d2 > > + - const: clk_cci400_sel > > + - const: vdec_sel > > + - const: vdecpll > > + - const: vencpll > > + - const: venc_lt_sel > > + - const: vdec_bus_clk_src > > + > > + assigned-clocks: true > > + > > + assigned-clock-parents: true > > + > > + assigned-clock-rates: true > > + > > + power-domains: > > + maxItems: 1 > > + > > + iommus: > > + minItems: 1 > > + maxItems: 32 > > + description: | > > + List of the hardware port in respective IOMMU block for > > current Socs. > > + Refer to bindings/iommu/mediatek,iommu.yaml. > > + > > + dma-ranges: > > + maxItems: 1 > > + description: | > > + Describes the physical address space of IOMMU maps to > > memory. > > + > > + mediatek,larb: > > + $ref: /schemas/types.yaml#/definitions/phandle > > + maxItems: 1 > > + description: | > > + Must contain the local arbiters in the current Socs. > > + > > + mediatek,vpu: > > + $ref: /schemas/types.yaml#/definitions/phandle > > + maxItems: 1 > > + description: > > + Describes point to vpu. > > + > > + mediatek,scp: > > + $ref: /schemas/types.yaml#/definitions/phandle > > + maxItems: 1 > > + description: > > + Describes point to scp. > > + > > +required: > > + - compatible > > + - reg > > + - interrupts > > + - clocks > > + - clock-names > > + - iommus > > + - assigned-clocks > > + - assigned-clock-parents > > + > > +allOf: > > + - if: > > + properties: > > + compatible: > > + contains: > > + enum: > > + - mediatek,mt8183-vcodec-dec > > + > > + then: > > + required: > > + - mediatek,scp > > + > > + - if: > > + properties: > > + compatible: > > + contains: > > + enum: > > + - mediatek,mt8173-vcodec-dec > > + > > + then: > > + required: > > + - mediatek,vpu > > + > > +additionalProperties: false > > + > > +examples: > > + - | > > + #include > > + #include > > + #include > > + #include > > + #include > > + > > + vcodec_dec: vcodec@16000000 { > > + compatible = "mediatek,mt8173-vcodec-dec"; > > + reg = <0x16000000 0x100>, /*VDEC_SYS*/ > > + <0x16020000 0x1000>, /*VDEC_MISC*/ > > + <0x16021000 0x800>, /*VDEC_LD*/ > > + <0x16021800 0x800>, /*VDEC_TOP*/ > > + <0x16022000 0x1000>, /*VDEC_CM*/ > > + <0x16023000 0x1000>, /*VDEC_AD*/ > > + <0x16024000 0x1000>, /*VDEC_AV*/ > > + <0x16025000 0x1000>, /*VDEC_PP*/ > > + <0x16026800 0x800>, /*VP8_VD*/ > > + <0x16027000 0x800>, /*VP6_VD*/ > > + <0x16027800 0x800>, /*VP8_VL*/ > > + <0x16028400 0x400>; /*VP9_VD*/ > > + interrupts = ; > > + mediatek,larb = <&larb1>; > > + iommus = <&iommu M4U_PORT_HW_VDEC_MC_EXT>, > > + <&iommu M4U_PORT_HW_VDEC_PP_EXT>, > > + <&iommu M4U_PORT_HW_VDEC_AVC_MV_EXT>, > > + <&iommu M4U_PORT_HW_VDEC_PRED_RD_EXT>, > > + <&iommu M4U_PORT_HW_VDEC_PRED_WR_EXT>, > > + <&iommu M4U_PORT_HW_VDEC_UFO_EXT>, > > + <&iommu M4U_PORT_HW_VDEC_VLD_EXT>, > > + <&iommu M4U_PORT_HW_VDEC_VLD2_EXT>; > > + mediatek,vpu = <&vpu>; > > + power-domains = <&scpsys MT8173_POWER_DOMAIN_VDEC>; > > + clocks = <&apmixedsys CLK_APMIXED_VCODECPLL>, > > + <&topckgen CLK_TOP_UNIVPLL_D2>, > > + <&topckgen CLK_TOP_CCI400_SEL>, > > + <&topckgen CLK_TOP_VDEC_SEL>, > > + <&topckgen CLK_TOP_VCODECPLL>, > > + <&apmixedsys CLK_APMIXED_VENCPLL>, > > + <&topckgen CLK_TOP_VENC_LT_SEL>, > > + <&topckgen CLK_TOP_VCODECPLL_370P5>; > > + clock-names = "vcodecpll", > > + "univpll_d2", > > + "clk_cci400_sel", > > + "vdec_sel", > > + "vdecpll", > > + "vencpll", > > + "venc_lt_sel", > > + "vdec_bus_clk_src"; > > + assigned-clocks = <&topckgen CLK_TOP_VENC_LT_SEL>, > > + <&topckgen CLK_TOP_CCI400_SEL>, > > + <&topckgen CLK_TOP_VDEC_SEL>, > > + <&apmixedsys CLK_APMIXED_VCODECPLL>, > > + <&apmixedsys CLK_APMIXED_VENCPLL>; > > + assigned-clock-parents = <&topckgen > > CLK_TOP_VCODECPLL_370P5>, > > + <&topckgen CLK_TOP_UNIVPLL_D2>, > > + <&topckgen CLK_TOP_VCODECPLL>; > > + assigned-clock-rates = <0>, <0>, <0>, <1482000000>, > > <800000000>; > > + }; > > diff --git > > a/Documentation/devicetree/bindings/media/mediatek,vcodec- > > encoder.yaml > > b/Documentation/devicetree/bindings/media/mediatek,vcodec- > > encoder.yaml > > new file mode 100644 > > index 000000000000..94d67d40548c > > --- /dev/null > > +++ b/Documentation/devicetree/bindings/media/mediatek,vcodec- > > encoder.yaml > > @@ -0,0 +1,187 @@ > > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > > + > > +%YAML 1.2 > > +--- > > +$id: > > http://devicetree.org/schemas/media/mediatek,vcodec-encoder.yaml# > > +$schema: http://devicetree.org/meta-schemas/core.yaml# > > + > > +title: Mediatek Video Encode Accelerator With Component > > Fix in v9. > why is it "With Component" ? > I guess it should be removed > > Thanks, > Dafna > Thanks Yunfei Dong > > + > > +maintainers: > > + - Yunfei Dong > > + > > +description: |+ > > + Mediatek Video Encode is the video encode hardware present in > > Mediatek > > + SoCs which supports high resolution encoding functionalities. > > + > > +properties: > > + compatible: > > + enum: > > + - mediatek,mt8173-vcodec-enc-vp8 > > + - mediatek,mt8173-vcodec-enc > > + - mediatek,mt8183-vcodec-enc > > + - mediatek,mt8192-vcodec-enc > > + - mediatek,mt8195-vcodec-enc > > + > > + reg: > > + maxItems: 1 > > + > > + interrupts: > > + maxItems: 1 > > + > > + clocks: > > + minItems: 1 > > + maxItems: 5 > > + > > + clock-names: > > + minItems: 1 > > + maxItems: 5 > > + > > + assigned-clocks: true > > + > > + assigned-clock-parents: true > > + > > + iommus: > > + minItems: 1 > > + maxItems: 32 > > + description: | > > + List of the hardware port in respective IOMMU block for > > current Socs. > > + Refer to bindings/iommu/mediatek,iommu.yaml. > > + > > + dma-ranges: > > + maxItems: 1 > > + description: | > > + Describes the physical address space of IOMMU maps to > > memory. > > + > > + mediatek,larb: > > + $ref: /schemas/types.yaml#/definitions/phandle > > + maxItems: 1 > > + description: | > > + Must contain the local arbiters in the current Socs. > > + > > + mediatek,vpu: > > + $ref: /schemas/types.yaml#/definitions/phandle > > + maxItems: 1 > > + description: > > + Describes point to vpu. > > + > > + mediatek,scp: > > + $ref: /schemas/types.yaml#/definitions/phandle > > + maxItems: 1 > > + description: > > + Describes point to scp. > > + > > +required: > > + - compatible > > + - reg > > + - interrupts > > + - clocks > > + - clock-names > > + - iommus > > + - assigned-clocks > > + - assigned-clock-parents > > + > > +allOf: > > + - if: > > + properties: > > + compatible: > > + contains: > > + enum: > > + - mediatek,mt8183-vcodec-enc > > + - mediatek,mt8192-vcodec-enc > > + > > + then: > > + required: > > + - mediatek,scp > > + > > + - if: > > + properties: > > + compatible: > > + contains: > > + enum: > > + - mediatek,mt8173-vcodec-enc-vp8 > > + - mediatek,mt8173-vcodec-enc > > + > > + then: > > + required: > > + - mediatek,vpu > > + > > + - if: > > + properties: > > + compatible: > > + enum: > > + - mediatek,mt8173-vcodec-enc > > + - mediatek,mt8192-vcodec-enc > > + - mediatek,mt8173-vcodec-enc > > + > > + then: > > + properties: > > + clock: > > + items: > > + minItems: 1 > > + maxItems: 1 > > + clock-names: > > + items: > > + - const: venc_sel > > + else: # for vp8 hw decoder > > + properties: > > + clock: > > + items: > > + minItems: 1 > > + maxItems: 1 > > + clock-names: > > + items: > > + - const: venc_lt_sel > > + > > +additionalProperties: false > > + > > +examples: > > + - | > > + #include > > + #include > > + #include > > + #include > > + > > + vcodec_enc_avc: vcodec@18002000 { > > + compatible = "mediatek,mt8173-vcodec-enc"; > > + reg = <0x18002000 0x1000>; > > + interrupts = ; > > + iommus = <&iommu M4U_PORT_VENC_RCPU>, > > + <&iommu M4U_PORT_VENC_REC>, > > + <&iommu M4U_PORT_VENC_BSDMA>, > > + <&iommu M4U_PORT_VENC_SV_COMV>, > > + <&iommu M4U_PORT_VENC_RD_COMV>, > > + <&iommu M4U_PORT_VENC_CUR_LUMA>, > > + <&iommu M4U_PORT_VENC_CUR_CHROMA>, > > + <&iommu M4U_PORT_VENC_REF_LUMA>, > > + <&iommu M4U_PORT_VENC_REF_CHROMA>, > > + <&iommu M4U_PORT_VENC_NBM_RDMA>, > > + <&iommu M4U_PORT_VENC_NBM_WDMA>; > > + mediatek,larb = <&larb3>; > > + mediatek,vpu = <&vpu>; > > + clocks = <&topckgen CLK_TOP_VENC_SEL>; > > + clock-names = "venc_sel"; > > + assigned-clocks = <&topckgen CLK_TOP_VENC_SEL>; > > + assigned-clock-parents = <&topckgen CLK_TOP_VCODECPLL>; > > + }; > > + > > + vcodec_enc_vp8: vcodec@19002000 { > > + compatible = "mediatek,mt8173-vcodec-enc-vp8"; > > + reg = <0x19002000 0x1000>; /* VENC_LT_SYS */ > > + interrupts = ; > > + iommus = <&iommu M4U_PORT_VENC_RCPU_SET2>, > > + <&iommu M4U_PORT_VENC_REC_FRM_SET2>, > > + <&iommu M4U_PORT_VENC_BSDMA_SET2>, > > + <&iommu M4U_PORT_VENC_SV_COMA_SET2>, > > + <&iommu M4U_PORT_VENC_RD_COMA_SET2>, > > + <&iommu M4U_PORT_VENC_CUR_LUMA_SET2>, > > + <&iommu M4U_PORT_VENC_CUR_CHROMA_SET2>, > > + <&iommu M4U_PORT_VENC_REF_LUMA_SET2>, > > + <&iommu M4U_PORT_VENC_REC_CHROMA_SET2>; > > + mediatek,larb = <&larb5>; > > + mediatek,vpu = <&vpu>; > > + clocks = <&topckgen CLK_TOP_VENC_LT_SEL>; > > + clock-names = "venc_lt_sel"; > > + assigned-clocks = <&topckgen CLK_TOP_VENC_LT_SEL>; > > + assigned-clock-parents = <&topckgen > > CLK_TOP_VCODECPLL_370P5>; > > + }; > > diff --git a/Documentation/devicetree/bindings/media/mediatek- > > vcodec.txt b/Documentation/devicetree/bindings/media/mediatek- > > vcodec.txt > > deleted file mode 100644 > > index 665a9508708e..000000000000 > > --- a/Documentation/devicetree/bindings/media/mediatek-vcodec.txt > > +++ /dev/null > > @@ -1,131 +0,0 @@ > > -Mediatek Video Codec > > - > > -Mediatek Video Codec is the video codec hw present in Mediatek > > SoCs which > > -supports high resolution encoding and decoding functionalities. > > - > > -Required properties: > > -- compatible : must be one of the following string: > > - "mediatek,mt8173-vcodec-enc-vp8" for mt8173 vp8 encoder. > > - "mediatek,mt8173-vcodec-enc" for mt8173 avc encoder. > > - "mediatek,mt8183-vcodec-enc" for MT8183 encoder. > > - "mediatek,mt8173-vcodec-dec" for MT8173 decoder. > > - "mediatek,mt8192-vcodec-enc" for MT8192 encoder. > > - "mediatek,mt8183-vcodec-dec" for MT8183 decoder. > > - "mediatek,mt8195-vcodec-enc" for MT8195 encoder. > > -- reg : Physical base address of the video codec registers and > > length of > > - memory mapped region. > > -- interrupts : interrupt number to the cpu. > > -- mediatek,larb : must contain the local arbiters in the current > > Socs. > > -- clocks : list of clock specifiers, corresponding to entries in > > - the clock-names property. > > -- clock-names: avc encoder must contain "venc_sel", vp8 encoder > > must > > - contain "venc_lt_sel", decoder must contain "vcodecpll", > > "univpll_d2", > > - "clk_cci400_sel", "vdec_sel", "vdecpll", "vencpll", > > "venc_lt_sel", > > - "vdec_bus_clk_src". > > -- iommus : should point to the respective IOMMU block with master > > port as > > - argument, see > > Documentation/devicetree/bindings/iommu/mediatek,iommu.yaml > > - for details. > > -- dma-ranges : describes the dma address range space that the > > codec hw access. > > -One of the two following nodes: > > -- mediatek,vpu : the node of the video processor unit, if using > > VPU. > > -- mediatek,scp : the node of the SCP unit, if using SCP. > > - > > - > > -Example: > > - > > -vcodec_dec: vcodec@16000000 { > > - compatible = "mediatek,mt8173-vcodec-dec"; > > - reg = <0 0x16000000 0 0x100>, /*VDEC_SYS*/ > > - <0 0x16020000 0 0x1000>, /*VDEC_MISC*/ > > - <0 0x16021000 0 0x800>, /*VDEC_LD*/ > > - <0 0x16021800 0 0x800>, /*VDEC_TOP*/ > > - <0 0x16022000 0 0x1000>, /*VDEC_CM*/ > > - <0 0x16023000 0 0x1000>, /*VDEC_AD*/ > > - <0 0x16024000 0 0x1000>, /*VDEC_AV*/ > > - <0 0x16025000 0 0x1000>, /*VDEC_PP*/ > > - <0 0x16026800 0 0x800>, /*VP8_VD*/ > > - <0 0x16027000 0 0x800>, /*VP6_VD*/ > > - <0 0x16027800 0 0x800>, /*VP8_VL*/ > > - <0 0x16028400 0 0x400>; /*VP9_VD*/ > > - interrupts = ; > > - mediatek,larb = <&larb1>; > > - iommus = <&iommu M4U_PORT_HW_VDEC_MC_EXT>, > > - <&iommu M4U_PORT_HW_VDEC_PP_EXT>, > > - <&iommu M4U_PORT_HW_VDEC_AVC_MV_EXT>, > > - <&iommu M4U_PORT_HW_VDEC_PRED_RD_EXT>, > > - <&iommu M4U_PORT_HW_VDEC_PRED_WR_EXT>, > > - <&iommu M4U_PORT_HW_VDEC_UFO_EXT>, > > - <&iommu M4U_PORT_HW_VDEC_VLD_EXT>, > > - <&iommu M4U_PORT_HW_VDEC_VLD2_EXT>; > > - mediatek,vpu = <&vpu>; > > - power-domains = <&scpsys MT8173_POWER_DOMAIN_VDEC>; > > - clocks = <&apmixedsys CLK_APMIXED_VCODECPLL>, > > - <&topckgen CLK_TOP_UNIVPLL_D2>, > > - <&topckgen CLK_TOP_CCI400_SEL>, > > - <&topckgen CLK_TOP_VDEC_SEL>, > > - <&topckgen CLK_TOP_VCODECPLL>, > > - <&apmixedsys CLK_APMIXED_VENCPLL>, > > - <&topckgen CLK_TOP_VENC_LT_SEL>, > > - <&topckgen CLK_TOP_VCODECPLL_370P5>; > > - clock-names = "vcodecpll", > > - "univpll_d2", > > - "clk_cci400_sel", > > - "vdec_sel", > > - "vdecpll", > > - "vencpll", > > - "venc_lt_sel", > > - "vdec_bus_clk_src"; > > - assigned-clocks = <&topckgen CLK_TOP_VENC_LT_SEL>, > > - <&topckgen CLK_TOP_CCI400_SEL>, > > - <&topckgen CLK_TOP_VDEC_SEL>, > > - <&apmixedsys CLK_APMIXED_VCODECPLL>, > > - <&apmixedsys CLK_APMIXED_VENCPLL>; > > - assigned-clock-parents = <&topckgen CLK_TOP_VCODECPLL_370P5>, > > - <&topckgen CLK_TOP_UNIVPLL_D2>, > > - <&topckgen CLK_TOP_VCODECPLL>; > > - assigned-clock-rates = <0>, <0>, <0>, <1482000000>, > > <800000000>; > > - }; > > - > > -vcodec_enc_avc: vcodec@18002000 { > > - compatible = "mediatek,mt8173-vcodec-enc"; > > - reg = <0 0x18002000 0 0x1000>; > > - interrupts = ; > > - iommus = <&iommu M4U_PORT_VENC_RCPU>, > > - <&iommu M4U_PORT_VENC_REC>, > > - <&iommu M4U_PORT_VENC_BSDMA>, > > - <&iommu M4U_PORT_VENC_SV_COMV>, > > - <&iommu M4U_PORT_VENC_RD_COMV>, > > - <&iommu M4U_PORT_VENC_CUR_LUMA>, > > - <&iommu M4U_PORT_VENC_CUR_CHROMA>, > > - <&iommu M4U_PORT_VENC_REF_LUMA>, > > - <&iommu M4U_PORT_VENC_REF_CHROMA>, > > - <&iommu M4U_PORT_VENC_NBM_RDMA>, > > - <&iommu M4U_PORT_VENC_NBM_WDMA>; > > - mediatek,larb = <&larb3>; > > - mediatek,vpu = <&vpu>; > > - clocks = <&topckgen CLK_TOP_VENC_SEL>; > > - clock-names = "venc_sel"; > > - assigned-clocks = <&topckgen CLK_TOP_VENC_SEL>; > > - assigned-clock-parents = <&topckgen CLK_TOP_VCODECPLL>; > > - }; > > - > > -vcodec_enc_vp8: vcodec@19002000 { > > - compatible = "mediatek,mt8173-vcodec-enc-vp8"; > > - reg = <0 0x19002000 0 0x1000>; /* VENC_LT_SYS */ > > - interrupts = ; > > - iommus = <&iommu M4U_PORT_VENC_RCPU_SET2>, > > - <&iommu M4U_PORT_VENC_REC_FRM_SET2>, > > - <&iommu M4U_PORT_VENC_BSDMA_SET2>, > > - <&iommu M4U_PORT_VENC_SV_COMA_SET2>, > > - <&iommu M4U_PORT_VENC_RD_COMA_SET2>, > > - <&iommu M4U_PORT_VENC_CUR_LUMA_SET2>, > > - <&iommu M4U_PORT_VENC_CUR_CHROMA_SET2>, > > - <&iommu M4U_PORT_VENC_REF_LUMA_SET2>, > > - <&iommu M4U_PORT_VENC_REC_CHROMA_SET2>; > > - mediatek,larb = <&larb5>; > > - mediatek,vpu = <&vpu>; > > - clocks = <&topckgen CLK_TOP_VENC_LT_SEL>; > > - clock-names = "venc_lt_sel"; > > - assigned-clocks = <&topckgen CLK_TOP_VENC_LT_SEL>; > > - assigned-clock-parents = <&topckgen CLK_TOP_VCODECPLL_370P5>; > > - }; > > _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel