From mboxrd@z Thu Jan  1 00:00:00 1970
From: Bryan O'Donoghue <bryan.odonoghue@linaro.org>
Date: Sat, 14 Apr 2018 09:10:36 +0100
Subject: [U-Boot] [PATCH] bootm: Align cache flush begin address
In-Reply-To: <20180413162732.GE10996@bill-the-cat.ec.rr.com>
References: <1523632040-12669-1-git-send-email-bryan.odonoghue@linaro.org>
 <20180413162732.GE10996@bill-the-cat.ec.rr.com>
Message-ID: <bca33724-dae1-da3d-f768-aa0d970edf59@linaro.org>
List-Id: <u-boot.lists.denx.de>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
To: u-boot@lists.denx.de



On 13/04/18 17:27, Tom Rini wrote:
>> -	flush_cache(load, ALIGN(*load_end - load, ARCH_DMA_MINALIGN));
>> +	flush_cache(ALIGN(load, ARCH_DMA_MINALIGN),
>> +		    ALIGN(*load_end - load, ARCH_DMA_MINALIGN));
> Am I wrong in thinking that we would want ALIGN_DOWN for load here?

No, we'll need to increase the length of the flush too.

I'll change this to an analog of

if (load != ALIGN_DOWN(load)) {
     load_flush = ALIGN_DOWN(load);
     load_flush_len += load - load_flush;
}

etc