From mboxrd@z Thu Jan 1 00:00:00 1970
From: bugzilla-daemon@freedesktop.org
Subject: [Bug 98821] [amdgpu][bisected][polaris] "drm/amdgpu: refine uvd 6.0
clock gate feature" sets MCLK on highest state
Date: Tue, 22 Nov 2016 21:41:34 +0000
Message-ID:
References:
Mime-Version: 1.0
Content-Type: multipart/mixed; boundary="===============1871218363=="
Return-path:
Received: from culpepper.freedesktop.org (culpepper.freedesktop.org
[131.252.210.165])
by gabe.freedesktop.org (Postfix) with ESMTP id CBD976E6A1
for ; Tue, 22 Nov 2016 21:41:33 +0000 (UTC)
In-Reply-To:
List-Unsubscribe: ,
List-Archive:
List-Post:
List-Help:
List-Subscribe: ,
Errors-To: dri-devel-bounces@lists.freedesktop.org
Sender: "dri-devel"
To: dri-devel@lists.freedesktop.org
List-Id: dri-devel@lists.freedesktop.org
--===============1871218363==
Content-Type: multipart/alternative; boundary="14798508930.904ED.13939";
charset="UTF-8"
--14798508930.904ED.13939
Date: Tue, 22 Nov 2016 21:41:33 +0000
MIME-Version: 1.0
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
X-Bugzilla-URL: http://bugs.freedesktop.org/
Auto-Submitted: auto-generated
https://bugs.freedesktop.org/show_bug.cgi?id=3D98821
--- Comment #8 from Alex Deucher ---
(In reply to Arek Ru=C5=9Bniak from comment #7)
> Alex I use something like that:
> watch -n 1 -c "cat /sys/kernel/debug/dri/0/amdgpu_pm_info"
> combined with=20
> vblank_mode=3D0 glxgears
> it should set mclk on fire IIRC, but it was still 300MHz, bisecting gives=
me:
> https://cgit.freedesktop.org/~agd5f/linux/commit/?h=3Ddrm-next-4.10-
> wip&id=3Dddfe1db18752b08d88d81cb7b661e1f982fc5d04
>=20
I doubt regular sized gears will generate enough memory load to raise the m=
clk.
Does it work if you try:
vblank_mode=3D0 glxgears -fullscreen
Or try some more demanding app.
> but when I've tested (in the bisecting proces) commit [1] I saw that mclk=
i
> set always on 2000MHz... and this is first commit (I checked +/- 1) when =
is
> set on HIGH no matter what.
>=20
> So yes, this are two issues in one I believe because revert
> 1b7eab1f8346ab3b8e4fc54882306340a84497a8 fixes them all.
Also does the number of displays attached change the behavior? When you say
fix, do you mean mclk stays high, or changes dynamically?
--=20
You are receiving this mail because:
You are the assignee for the bug.=
--14798508930.904ED.13939
Date: Tue, 22 Nov 2016 21:41:33 +0000
MIME-Version: 1.0
Content-Type: text/html; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
X-Bugzilla-URL: http://bugs.freedesktop.org/
Auto-Submitted: auto-generated
Comment=
# 8
on bug 98821<=
/a>
from Alex Deucher
(In reply to Arek Ru=C5=9Bniak from comment #7)
> Alex I use something like that:
> watch -n 1 -c "cat /sys/kernel/debug/dri/0/amdgpu_pm_info"
> combined with=20
> vblank_mode=3D0 glxgears
> it should set mclk on fire IIRC, but it was still 300MHz, bisecting gi=
ves me:
> https://cgit.freedesktop.org/~agd5f/linux/commit/?h=3Ddrm-next-4.=
10-
> wip&id=3Dddfe1db18752b08d88d81cb7b661e1f982fc5d04
>
I doubt regular sized gears will generate enough memory load to raise the m=
clk.
Does it work if you try:
vblank_mode=3D0 glxgears -fullscreen
Or try some more demanding app.
> but when I've tested (in the bisecting proces) c=
ommit [1] I saw that mclk i
> set always on 2000MHz... and this is first commit (I checked +/- 1) wh=
en is
> set on HIGH no matter what.
>=20
> So yes, this are two issues in one I believe because revert
> 1b7eab1f8346ab3b8e4fc54882306340a84497a8 fixes them all.
Also does the number of displays attached change the behavior? When you say
fix, do you mean mclk stays high, or changes dynamically?
You are receiving this mail because:
- You are the assignee for the bug.
=
--14798508930.904ED.13939--
--===============1871218363==
Content-Type: text/plain; charset="utf-8"
MIME-Version: 1.0
Content-Transfer-Encoding: base64
Content-Disposition: inline
X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX18KZHJpLWRldmVs
IG1haWxpbmcgbGlzdApkcmktZGV2ZWxAbGlzdHMuZnJlZWRlc2t0b3Aub3JnCmh0dHBzOi8vbGlz
dHMuZnJlZWRlc2t0b3Aub3JnL21haWxtYW4vbGlzdGluZm8vZHJpLWRldmVsCg==
--===============1871218363==--