From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1751633AbeBWIby (ORCPT <rfc822;w@1wt.eu>);
        Fri, 23 Feb 2018 03:31:54 -0500
Received: from mx08-00178001.pphosted.com ([91.207.212.93]:34027 "EHLO
        mx07-00178001.pphosted.com" rhost-flags-OK-OK-OK-FAIL)
        by vger.kernel.org with ESMTP id S1751510AbeBWIbv (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Fri, 23 Feb 2018 03:31:51 -0500
From: Yannick FERTRE <yannick.fertre@st.com>
To: Philippe CORNU <philippe.cornu@st.com>,
        Thierry Reding <thierry.reding@gmail.com>,
        David Airlie <airlied@linux.ie>, Rob Herring <robh+dt@kernel.org>,
        Mark Rutland <mark.rutland@arm.com>,
        "dri-devel@lists.freedesktop.org" <dri-devel@lists.freedesktop.org>,
        "devicetree@vger.kernel.org" <devicetree@vger.kernel.org>,
        "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>
CC: Andrzej Hajda <a.hajda@samsung.com>,
        Benjamin Gaignard <benjamin.gaignard@linaro.org>,
        Vincent ABRIOU <vincent.abriou@st.com>,
        Alexandre TORGUE <alexandre.torgue@st.com>
Subject: Re: [PATCH v1 2/2] drm/panel: Add support for Raydium rm68200 panel
 driver
Thread-Topic: [PATCH v1 2/2] drm/panel: Add support for Raydium rm68200 panel
 driver
Thread-Index: AQHToOlo+Z2legm/SkeP6PbfDW4c/aOxrtYA
Date: Fri, 23 Feb 2018 08:31:34 +0000
Message-ID: <c1b8e395-b384-cce6-16b2-aae3003c3a63@st.com>
References: <20180208143026.23009-1-philippe.cornu@st.com>
 <20180208143026.23009-3-philippe.cornu@st.com>
In-Reply-To: <20180208143026.23009-3-philippe.cornu@st.com>
Accept-Language: fr-FR, en-US
Content-Language: en-US
X-MS-Has-Attach: 
X-MS-TNEF-Correlator: 
user-agent: Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101
 Thunderbird/52.6.0
x-ms-exchange-messagesentrepresentingtype: 1
x-ms-exchange-transport-fromentityheader: Hosted
x-originating-ip: [10.75.127.48]
Content-Type: text/plain; charset="utf-8"
Content-ID: <8C78A9425D5814449EBA09CF6C74165A@st.com>
MIME-Version: 1.0
X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10432:,, definitions=2018-02-23_02:,,
 signatures=0
Sender: linux-kernel-owner@vger.kernel.org
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
Content-Transfer-Encoding: 8bit
X-MIME-Autoconverted: from base64 to 8bit by mail.home.local id w1N8W1Xm011111

Reviewed-by: Yannick Fertré <yannick.fertre@st.com>


On 02/08/2018 03:30 PM, Philippe Cornu wrote:
> This patch adds Raydium Semiconductor Corporation rm68200
> 5.5" 720x1280 TFT LCD panel driver (MIPI-DSI video mode).
>
> Signed-off-by: Philippe Cornu <philippe.cornu@st.com>
> ---
>   drivers/gpu/drm/panel/Kconfig                 |   8 +
>   drivers/gpu/drm/panel/Makefile                |   1 +
>   drivers/gpu/drm/panel/panel-raydium-rm68200.c | 464 ++++++++++++++++++++++++++
>   3 files changed, 473 insertions(+)
>   create mode 100755 drivers/gpu/drm/panel/panel-raydium-rm68200.c
>
> diff --git a/drivers/gpu/drm/panel/Kconfig b/drivers/gpu/drm/panel/Kconfig
> index 988048ebcc22..08d99dd46765 100644
> --- a/drivers/gpu/drm/panel/Kconfig
> +++ b/drivers/gpu/drm/panel/Kconfig
> @@ -108,6 +108,14 @@ config DRM_PANEL_RASPBERRYPI_TOUCHSCREEN
>   	  Pi 7" Touchscreen.  To compile this driver as a module,
>   	  choose M here.
>   
> +config DRM_PANEL_RAYDIUM_RM68200
> +	tristate "Raydium rm68200 720x1280 dsi 2dl video mode panel"
> +	depends on OF
> +	depends on DRM_MIPI_DSI
> +	help
> +	  Say Y here if you want to enable support for Raydium rm68200
> +	  720x1280 dsi 2dl video mode panel
> +
>   config DRM_PANEL_SAMSUNG_S6E3HA2
>   	tristate "Samsung S6E3HA2 DSI video mode panel"
>   	depends on OF
> diff --git a/drivers/gpu/drm/panel/Makefile b/drivers/gpu/drm/panel/Makefile
> index 3d2a88d0e965..f26efc11d746 100644
> --- a/drivers/gpu/drm/panel/Makefile
> +++ b/drivers/gpu/drm/panel/Makefile
> @@ -9,6 +9,7 @@ obj-$(CONFIG_DRM_PANEL_LG_LG4573) += panel-lg-lg4573.o
>   obj-$(CONFIG_DRM_PANEL_ORISETECH_OTM8009A) += panel-orisetech-otm8009a.o
>   obj-$(CONFIG_DRM_PANEL_PANASONIC_VVX10F034N00) += panel-panasonic-vvx10f034n00.o
>   obj-$(CONFIG_DRM_PANEL_RASPBERRYPI_TOUCHSCREEN) += panel-raspberrypi-touchscreen.o
> +obj-$(CONFIG_DRM_PANEL_RAYDIUM_RM68200) += panel-raydium-rm68200.o
>   obj-$(CONFIG_DRM_PANEL_SAMSUNG_LD9040) += panel-samsung-ld9040.o
>   obj-$(CONFIG_DRM_PANEL_SAMSUNG_S6E3HA2) += panel-samsung-s6e3ha2.o
>   obj-$(CONFIG_DRM_PANEL_SAMSUNG_S6E63J0X03) += panel-samsung-s6e63j0x03.o
> diff --git a/drivers/gpu/drm/panel/panel-raydium-rm68200.c b/drivers/gpu/drm/panel/panel-raydium-rm68200.c
> new file mode 100755
> index 000000000000..f3e15873d05a
> --- /dev/null
> +++ b/drivers/gpu/drm/panel/panel-raydium-rm68200.c
> @@ -0,0 +1,464 @@
> +// SPDX-License-Identifier: GPL-2.0
> +/*
> + * Copyright (C) STMicroelectronics SA 2017
> + *
> + * Authors: Philippe Cornu <philippe.cornu@st.com>
> + *          Yannick Fertre <yannick.fertre@st.com>
> + */
> +
> +#include <drm/drmP.h>
> +#include <drm/drm_mipi_dsi.h>
> +#include <drm/drm_panel.h>
> +#include <linux/backlight.h>
> +#include <linux/gpio/consumer.h>
> +#include <linux/regulator/consumer.h>
> +#include <video/mipi_display.h>
> +
> +#define DRV_NAME "raydium_rm68200"
> +
> +/*** Manufacturer Command Set ***/
> +#define MCS_CMD_MODE_SW	0xFE /* CMD Mode Switch */
> +#define MCS_CMD1_UCS	0x00 /* User Command Set (UCS = CMD1) */
> +#define MCS_CMD2_P0	0x01 /* Manufacture Command Set Page0 (CMD2 P0) */
> +#define MCS_CMD2_P1	0x02 /* Manufacture Command Set Page1 (CMD2 P1) */
> +#define MCS_CMD2_P2	0x03 /* Manufacture Command Set Page2 (CMD2 P2) */
> +#define MCS_CMD2_P3	0x04 /* Manufacture Command Set Page3 (CMD2 P3) */
> +
> +/* CMD2 P0 commands (Display Options and Power) */
> +#define MCS_STBCTR	0x12 /* TE1 Output Setting Zig-Zag Connection */
> +#define MCS_SGOPCTR	0x16 /* Source Bias Current */
> +#define MCS_SDCTR	0x1A /* Source Output Delay Time */
> +#define MCS_INVCTR	0x1B /* Inversion Type */
> +#define MCS_EXT_PWR_IC	0x24 /* External PWR IC Control */
> +#define MCS_SETAVDD	0x27 /* PFM Control for AVDD Output */
> +#define MCS_SETAVEE	0x29 /* PFM Control for AVEE Output */
> +#define MCS_BT2CTR	0x2B /* DDVDL Charge Pump Control */
> +#define MCS_BT3CTR	0x2F /* VGH Charge Pump Control */
> +#define MCS_BT4CTR	0x34 /* VGL Charge Pump Control */
> +#define MCS_VCMCTR	0x46 /* VCOM Output Level Control */
> +#define MCS_SETVGN	0x52 /* VG M/S N Control */
> +#define MCS_SETVGP	0x54 /* VG M/S P Control */
> +#define MCS_SW_CTRL	0x5F /* Interface Control for PFM and MIPI */
> +
> +/* CMD2 P2 commands (GOA Timing Control) - no description in datasheet */
> +#define GOA_VSTV1	0x00
> +#define GOA_VSTV2	0x07
> +#define GOA_VCLK1	0x0E
> +#define GOA_VCLK2	0x17
> +#define GOA_VCLK_OPT1	0x20
> +#define GOA_BICLK1	0x2A
> +#define GOA_BICLK2	0x37
> +#define GOA_BICLK3	0x44
> +#define GOA_BICLK4	0x4F
> +#define GOA_BICLK_OPT1	0x5B
> +#define GOA_BICLK_OPT2	0x60
> +#define MCS_GOA_GPO1	0x6D
> +#define MCS_GOA_GPO2	0x71
> +#define MCS_GOA_EQ	0x74
> +#define MCS_GOA_CLK_GALLON 0x7C
> +#define MCS_GOA_FS_SEL0	0x7E
> +#define MCS_GOA_FS_SEL1	0x87
> +#define MCS_GOA_FS_SEL2	0x91
> +#define MCS_GOA_FS_SEL3	0x9B
> +#define MCS_GOA_BS_SEL0	0xAC
> +#define MCS_GOA_BS_SEL1	0xB5
> +#define MCS_GOA_BS_SEL2	0xBF
> +#define MCS_GOA_BS_SEL3	0xC9
> +#define MCS_GOA_BS_SEL4	0xD3
> +
> +/* CMD2 P3 commands (Gamma) */
> +#define MCS_GAMMA_VP	0x60 /* Gamma VP1~VP16 */
> +#define MCS_GAMMA_VN	0x70 /* Gamma VN1~VN16 */
> +
> +struct rm68200 {
> +	struct device *dev;
> +	struct drm_panel panel;
> +	struct gpio_desc *reset_gpio;
> +	struct regulator *supply;
> +	struct backlight_device *bl_dev;
> +	bool prepared;
> +	bool enabled;
> +};
> +
> +static const struct drm_display_mode default_mode = {
> +	.clock = 52582,
> +	.hdisplay = 720,
> +	.hsync_start = 720 + 38,
> +	.hsync_end = 720 + 38 + 8,
> +	.htotal = 720 + 38 + 8 + 38,
> +	.vdisplay = 1280,
> +	.vsync_start = 1280 + 12,
> +	.vsync_end = 1280 + 12 + 4,
> +	.vtotal = 1280 + 12 + 4 + 12,
> +	.vrefresh = 50,
> +	.flags = 0,
> +	.width_mm = 68,
> +	.height_mm = 122,
> +};
> +
> +static inline struct rm68200 *panel_to_rm68200(struct drm_panel *panel)
> +{
> +	return container_of(panel, struct rm68200, panel);
> +}
> +
> +static void rm68200_dcs_write_buf(struct rm68200 *ctx, const void *data,
> +				  size_t len)
> +{
> +	struct mipi_dsi_device *dsi = to_mipi_dsi_device(ctx->dev);
> +
> +	if (mipi_dsi_dcs_write_buffer(dsi, data, len) < 0)
> +		DRM_WARN("mipi dsi dcs write buffer failed\n");
> +}
> +
> +static void rm68200_dcs_write_cmd(struct rm68200 *ctx, u8 cmd, u8 value)
> +{
> +	struct mipi_dsi_device *dsi = to_mipi_dsi_device(ctx->dev);
> +
> +	if (mipi_dsi_dcs_write(dsi, cmd, &value, 1) < 0)
> +		DRM_WARN("mipi dsi dcs write failed\n");
> +}
> +
> +#define dcs_write_seq(ctx, seq...)				\
> +({								\
> +	static const u8 d[] = { seq };				\
> +	rm68200_dcs_write_buf(ctx, d, ARRAY_SIZE(d));		\
> +})
> +
> +/*
> + * This panel is not able to auto-increment all cmd addresses so for some of
> + * them, we need to send them one by one...
> + */
> +#define dcs_write_cmd_seq(ctx, cmd, seq...)			\
> +({								\
> +	static const u8 d[] = { seq };				\
> +	static int i;						\
> +	for (i = 0; i < ARRAY_SIZE(d) ; i++)			\
> +		rm68200_dcs_write_cmd(ctx, cmd + i, d[i]);	\
> +})
> +
> +static void rm68200_init_sequence(struct rm68200 *ctx)
> +{
> +	/* Enter CMD2 with page 0 */
> +	dcs_write_seq(ctx, MCS_CMD_MODE_SW, MCS_CMD2_P0);
> +	dcs_write_cmd_seq(ctx, MCS_EXT_PWR_IC, 0xC0, 0x53, 0x00);
> +	dcs_write_seq(ctx, MCS_BT2CTR, 0xE5);
> +	dcs_write_seq(ctx, MCS_SETAVDD, 0x0A);
> +	dcs_write_seq(ctx, MCS_SETAVEE, 0x0A);
> +	dcs_write_seq(ctx, MCS_SGOPCTR, 0x52);
> +	dcs_write_seq(ctx, MCS_BT3CTR, 0x53);
> +	dcs_write_seq(ctx, MCS_BT4CTR, 0x5A);
> +	dcs_write_seq(ctx, MCS_INVCTR, 0x00);
> +	dcs_write_seq(ctx, MCS_STBCTR, 0x0A);
> +	dcs_write_seq(ctx, MCS_SDCTR, 0x06);
> +	dcs_write_seq(ctx, MCS_VCMCTR, 0x56);
> +	dcs_write_seq(ctx, MCS_SETVGN, 0xA0, 0x00);
> +	dcs_write_seq(ctx, MCS_SETVGP, 0xA0, 0x00);
> +	dcs_write_seq(ctx, MCS_SW_CTRL, 0x11); /* 2 data lanes, see doc */
> +
> +	dcs_write_seq(ctx, MCS_CMD_MODE_SW, MCS_CMD2_P2);
> +	dcs_write_seq(ctx, GOA_VSTV1, 0x05);
> +	dcs_write_seq(ctx, 0x02, 0x0B);
> +	dcs_write_seq(ctx, 0x03, 0x0F);
> +	dcs_write_seq(ctx, 0x04, 0x7D, 0x00, 0x50);
> +	dcs_write_cmd_seq(ctx, GOA_VSTV2, 0x05, 0x16, 0x0D, 0x11, 0x7D, 0x00,
> +			  0x50);
> +	dcs_write_cmd_seq(ctx, GOA_VCLK1, 0x07, 0x08, 0x01, 0x02, 0x00, 0x7D,
> +			  0x00, 0x85, 0x08);
> +	dcs_write_cmd_seq(ctx, GOA_VCLK2, 0x03, 0x04, 0x05, 0x06, 0x00, 0x7D,
> +			  0x00, 0x85, 0x08);
> +	dcs_write_seq(ctx, GOA_VCLK_OPT1, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
> +		      0x00, 0x00, 0x00, 0x00);
> +	dcs_write_cmd_seq(ctx, GOA_BICLK1, 0x07, 0x08);
> +	dcs_write_seq(ctx, 0x2D, 0x01);
> +	dcs_write_seq(ctx, 0x2F, 0x02, 0x00, 0x40, 0x05, 0x08, 0x54, 0x7D,
> +		      0x00);
> +	dcs_write_cmd_seq(ctx, GOA_BICLK2, 0x03, 0x04, 0x05, 0x06, 0x00);
> +	dcs_write_seq(ctx, 0x3D, 0x40);
> +	dcs_write_seq(ctx, 0x3F, 0x05, 0x08, 0x54, 0x7D, 0x00);
> +	dcs_write_seq(ctx, GOA_BICLK3, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
> +		      0x00, 0x00, 0x00, 0x00, 0x00);
> +	dcs_write_seq(ctx, GOA_BICLK4, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
> +		      0x00, 0x00);
> +	dcs_write_seq(ctx, 0x58, 0x00, 0x00, 0x00);
> +	dcs_write_seq(ctx, GOA_BICLK_OPT1, 0x00, 0x00, 0x00, 0x00, 0x00);
> +	dcs_write_seq(ctx, GOA_BICLK_OPT2, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
> +		      0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00);
> +	dcs_write_seq(ctx, MCS_GOA_GPO1, 0x00, 0x00, 0x00, 0x00);
> +	dcs_write_seq(ctx, MCS_GOA_GPO2, 0x00, 0x20, 0x00);
> +	dcs_write_seq(ctx, MCS_GOA_EQ, 0x08, 0x08, 0x08, 0x08, 0x08, 0x08,
> +		      0x00, 0x00);
> +	dcs_write_seq(ctx, MCS_GOA_CLK_GALLON, 0x00, 0x00);
> +	dcs_write_cmd_seq(ctx, MCS_GOA_FS_SEL0, 0xBF, 0x02, 0x06, 0x14, 0x10,
> +			  0x16, 0x12, 0x08, 0x3F);
> +	dcs_write_cmd_seq(ctx, MCS_GOA_FS_SEL1, 0x3F, 0x3F, 0x3F, 0x3F, 0x0C,
> +			  0x0A, 0x0E, 0x3F, 0x3F, 0x00);
> +	dcs_write_cmd_seq(ctx, MCS_GOA_FS_SEL2, 0x04, 0x3F, 0x3F, 0x3F, 0x3F,
> +			  0x05, 0x01, 0x3F, 0x3F, 0x0F);
> +	dcs_write_cmd_seq(ctx, MCS_GOA_FS_SEL3, 0x0B, 0x0D, 0x3F, 0x3F, 0x3F,
> +			  0x3F);
> +	dcs_write_cmd_seq(ctx, 0xA2, 0x3F, 0x09, 0x13, 0x17, 0x11, 0x15);
> +	dcs_write_cmd_seq(ctx, 0xA9, 0x07, 0x03, 0x3F);
> +	dcs_write_cmd_seq(ctx, MCS_GOA_BS_SEL0, 0x3F, 0x05, 0x01, 0x17, 0x13,
> +			  0x15, 0x11, 0x0F, 0x3F);
> +	dcs_write_cmd_seq(ctx, MCS_GOA_BS_SEL1, 0x3F, 0x3F, 0x3F, 0x3F, 0x0B,
> +			  0x0D, 0x09, 0x3F, 0x3F, 0x07);
> +	dcs_write_cmd_seq(ctx, MCS_GOA_BS_SEL2, 0x03, 0x3F, 0x3F, 0x3F, 0x3F,
> +			  0x02, 0x06, 0x3F, 0x3F, 0x08);
> +	dcs_write_cmd_seq(ctx, MCS_GOA_BS_SEL3, 0x0C, 0x0A, 0x3F, 0x3F, 0x3F,
> +			  0x3F, 0x3F, 0x0E, 0x10, 0x14);
> +	dcs_write_cmd_seq(ctx, MCS_GOA_BS_SEL4, 0x12, 0x16, 0x00, 0x04, 0x3F);
> +	dcs_write_seq(ctx, 0xDC, 0x02);
> +	dcs_write_seq(ctx, 0xDE, 0x12);
> +
> +	dcs_write_seq(ctx, MCS_CMD_MODE_SW, 0x0E); /* No documentation */
> +	dcs_write_seq(ctx, 0x01, 0x75);
> +
> +	dcs_write_seq(ctx, MCS_CMD_MODE_SW, MCS_CMD2_P3);
> +	dcs_write_cmd_seq(ctx, MCS_GAMMA_VP, 0x00, 0x0C, 0x12, 0x0E, 0x06,
> +			  0x12, 0x0E, 0x0B, 0x15, 0x0B, 0x10, 0x07, 0x0F,
> +			  0x12, 0x0C, 0x00);
> +	dcs_write_cmd_seq(ctx, MCS_GAMMA_VN, 0x00, 0x0C, 0x12, 0x0E, 0x06,
> +			  0x12, 0x0E, 0x0B, 0x15, 0x0B, 0x10, 0x07, 0x0F,
> +			  0x12, 0x0C, 0x00);
> +
> +	/* Exit CMD2 */
> +	dcs_write_seq(ctx, MCS_CMD_MODE_SW, MCS_CMD1_UCS);
> +}
> +
> +static int rm68200_disable(struct drm_panel *panel)
> +{
> +	struct rm68200 *ctx = panel_to_rm68200(panel);
> +
> +	if (!ctx->enabled)
> +		return 0;
> +
> +	if (ctx->bl_dev) {
> +		ctx->bl_dev->props.power = FB_BLANK_POWERDOWN;
> +		ctx->bl_dev->props.state |= BL_CORE_FBBLANK;
> +		backlight_update_status(ctx->bl_dev);
> +	}
> +
> +	ctx->enabled = false;
> +
> +	return 0;
> +}
> +
> +static int rm68200_unprepare(struct drm_panel *panel)
> +{
> +	struct rm68200 *ctx = panel_to_rm68200(panel);
> +	struct mipi_dsi_device *dsi = to_mipi_dsi_device(ctx->dev);
> +	int ret;
> +
> +	if (!ctx->prepared)
> +		return 0;
> +
> +	ret = mipi_dsi_dcs_set_display_off(dsi);
> +	if (ret)
> +		DRM_WARN("failed to set display off: %d\n", ret);
> +
> +	ret = mipi_dsi_dcs_enter_sleep_mode(dsi);
> +	if (ret)
> +		DRM_WARN("failed to enter sleep mode: %d\n", ret);
> +
> +	msleep(120);
> +
> +	if (ctx->reset_gpio) {
> +		gpiod_set_value_cansleep(ctx->reset_gpio, 1);
> +		msleep(20);
> +	}
> +
> +	regulator_disable(ctx->supply);
> +
> +	ctx->prepared = false;
> +
> +	return 0;
> +}
> +
> +static int rm68200_prepare(struct drm_panel *panel)
> +{
> +	struct rm68200 *ctx = panel_to_rm68200(panel);
> +	struct mipi_dsi_device *dsi = to_mipi_dsi_device(ctx->dev);
> +	int ret;
> +
> +	if (ctx->prepared)
> +		return 0;
> +
> +	ret = regulator_enable(ctx->supply);
> +	if (ret < 0) {
> +		DRM_ERROR("failed to enable supply: %d\n", ret);
> +		return ret;
> +	}
> +
> +	if (ctx->reset_gpio) {
> +		gpiod_set_value_cansleep(ctx->reset_gpio, 0);
> +		gpiod_set_value_cansleep(ctx->reset_gpio, 1);
> +		msleep(20);
> +		gpiod_set_value_cansleep(ctx->reset_gpio, 0);
> +		msleep(100);
> +	}
> +
> +	rm68200_init_sequence(ctx);
> +
> +	ret = mipi_dsi_dcs_exit_sleep_mode(dsi);
> +	if (ret)
> +		return ret;
> +
> +	msleep(125);
> +
> +	ret = mipi_dsi_dcs_set_display_on(dsi);
> +	if (ret)
> +		return ret;
> +
> +	msleep(20);
> +
> +	ctx->prepared = true;
> +
> +	return 0;
> +}
> +
> +static int rm68200_enable(struct drm_panel *panel)
> +{
> +	struct rm68200 *ctx = panel_to_rm68200(panel);
> +
> +	if (ctx->enabled)
> +		return 0;
> +
> +	if (ctx->bl_dev) {
> +		ctx->bl_dev->props.state &= ~BL_CORE_FBBLANK;
> +		ctx->bl_dev->props.power = FB_BLANK_UNBLANK;
> +		backlight_update_status(ctx->bl_dev);
> +	}
> +
> +	ctx->enabled = true;
> +
> +	return 0;
> +}
> +
> +static int rm68200_get_modes(struct drm_panel *panel)
> +{
> +	struct drm_display_mode *mode;
> +
> +	mode = drm_mode_duplicate(panel->drm, &default_mode);
> +	if (!mode) {
> +		DRM_ERROR("failed to add mode %ux%ux@%u\n",
> +			  default_mode.hdisplay, default_mode.vdisplay,
> +			  default_mode.vrefresh);
> +		return -ENOMEM;
> +	}
> +
> +	drm_mode_set_name(mode);
> +
> +	mode->type = DRM_MODE_TYPE_DRIVER | DRM_MODE_TYPE_PREFERRED;
> +	drm_mode_probed_add(panel->connector, mode);
> +
> +	panel->connector->display_info.width_mm = mode->width_mm;
> +	panel->connector->display_info.height_mm = mode->height_mm;
> +
> +	return 1;
> +}
> +
> +static const struct drm_panel_funcs rm68200_drm_funcs = {
> +	.disable   = rm68200_disable,
> +	.unprepare = rm68200_unprepare,
> +	.prepare   = rm68200_prepare,
> +	.enable    = rm68200_enable,
> +	.get_modes = rm68200_get_modes,
> +};
> +
> +static int rm68200_probe(struct mipi_dsi_device *dsi)
> +{
> +	struct device *dev = &dsi->dev;
> +	struct device_node *backlight;
> +	struct rm68200 *ctx;
> +	int ret;
> +
> +	ctx = devm_kzalloc(dev, sizeof(*ctx), GFP_KERNEL);
> +	if (!ctx)
> +		return -ENOMEM;
> +
> +	ctx->reset_gpio = devm_gpiod_get_optional(dev, "reset", GPIOD_OUT_LOW);
> +	if (IS_ERR(ctx->reset_gpio)) {
> +		dev_err(dev, "cannot get reset-gpio\n");
> +		return PTR_ERR(ctx->reset_gpio);
> +	}
> +
> +	ctx->supply = devm_regulator_get(dev, "power");
> +	if (IS_ERR(ctx->supply)) {
> +		dev_err(dev, "cannot get regulator\n");
> +		return PTR_ERR(ctx->supply);
> +	}
> +
> +	backlight = of_parse_phandle(dev->of_node, "backlight", 0);
> +	if (backlight) {
> +		ctx->bl_dev = of_find_backlight_by_node(backlight);
> +		of_node_put(backlight);
> +
> +		if (!ctx->bl_dev)
> +			return -EPROBE_DEFER;
> +	}
> +
> +	mipi_dsi_set_drvdata(dsi, ctx);
> +
> +	ctx->dev = dev;
> +
> +	dsi->lanes = 2;
> +	dsi->format = MIPI_DSI_FMT_RGB888;
> +	dsi->mode_flags = MIPI_DSI_MODE_VIDEO | MIPI_DSI_MODE_VIDEO_BURST |
> +			  MIPI_DSI_MODE_LPM;
> +
> +	drm_panel_init(&ctx->panel);
> +	ctx->panel.dev = dev;
> +	ctx->panel.funcs = &rm68200_drm_funcs;
> +
> +	drm_panel_add(&ctx->panel);
> +
> +	ret = mipi_dsi_attach(dsi);
> +	if (ret < 0) {
> +		dev_err(dev, "mipi_dsi_attach failed. Is host ready?\n");
> +		drm_panel_remove(&ctx->panel);
> +		if (ctx->bl_dev)
> +			put_device(&ctx->bl_dev->dev);
> +		return ret;
> +	}
> +
> +	DRM_INFO(DRV_NAME "_panel %ux%u@%u %ubpp dsi %udl - ready\n",
> +		 default_mode.hdisplay, default_mode.vdisplay,
> +		 default_mode.vrefresh,
> +		 mipi_dsi_pixel_format_to_bpp(dsi->format), dsi->lanes);
> +
> +	return 0;
> +}
> +
> +static int rm68200_remove(struct mipi_dsi_device *dsi)
> +{
> +	struct rm68200 *ctx = mipi_dsi_get_drvdata(dsi);
> +
> +	if (ctx->bl_dev)
> +		put_device(&ctx->bl_dev->dev);
> +
> +	mipi_dsi_detach(dsi);
> +	drm_panel_remove(&ctx->panel);
> +
> +	return 0;
> +}
> +
> +static const struct of_device_id raydium_rm68200_of_match[] = {
> +	{ .compatible = "raydium,rm68200" },
> +	{ }
> +};
> +MODULE_DEVICE_TABLE(of, raydium_rm68200_of_match);
> +
> +static struct mipi_dsi_driver raydium_rm68200_driver = {
> +	.probe  = rm68200_probe,
> +	.remove = rm68200_remove,
> +	.driver = {
> +		.name = DRV_NAME "_panel",
> +		.of_match_table = raydium_rm68200_of_match,
> +	},
> +};
> +module_mipi_dsi_driver(raydium_rm68200_driver);
> +
> +MODULE_AUTHOR("Philippe Cornu <philippe.cornu@st.com>");
> +MODULE_AUTHOR("Yannick Fertre <yannick.fertre@st.com>");
> +MODULE_DESCRIPTION("DRM Driver for Raydium RM68200 MIPI DSI panel");
> +MODULE_LICENSE("GPL v2");

From mboxrd@z Thu Jan  1 00:00:00 1970
From: Yannick FERTRE <yannick.fertre@st.com>
Subject: Re: [PATCH v1 2/2] drm/panel: Add support for Raydium rm68200 panel
 driver
Date: Fri, 23 Feb 2018 08:31:34 +0000
Message-ID: <c1b8e395-b384-cce6-16b2-aae3003c3a63@st.com>
References: <20180208143026.23009-1-philippe.cornu@st.com>
 <20180208143026.23009-3-philippe.cornu@st.com>
Mime-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: base64
Return-path: <dri-devel-bounces@lists.freedesktop.org>
In-Reply-To: <20180208143026.23009-3-philippe.cornu@st.com>
Content-Language: en-US
Content-ID: <8C78A9425D5814449EBA09CF6C74165A@st.com>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/dri-devel>,
 <mailto:dri-devel-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/dri-devel>
List-Post: <mailto:dri-devel@lists.freedesktop.org>
List-Help: <mailto:dri-devel-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/dri-devel>,
 <mailto:dri-devel-request@lists.freedesktop.org?subject=subscribe>
Errors-To: dri-devel-bounces@lists.freedesktop.org
Sender: "dri-devel" <dri-devel-bounces@lists.freedesktop.org>
To: Philippe CORNU <philippe.cornu@st.com>, Thierry Reding <thierry.reding@gmail.com>, David Airlie <airlied@linux.ie>, Rob Herring <robh+dt@kernel.org>, Mark Rutland <mark.rutland@arm.com>, "dri-devel@lists.freedesktop.org" <dri-devel@lists.freedesktop.org>, "devicetree@vger.kernel.org" <devicetree@vger.kernel.org>, "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>
Cc: Vincent ABRIOU <vincent.abriou@st.com>, Alexandre TORGUE <alexandre.torgue@st.com>
List-Id: devicetree@vger.kernel.org

UmV2aWV3ZWQtYnk6IFlhbm5pY2sgRmVydHLDqSA8eWFubmljay5mZXJ0cmVAc3QuY29tPg0KDQoN
Ck9uIDAyLzA4LzIwMTggMDM6MzAgUE0sIFBoaWxpcHBlIENvcm51IHdyb3RlOg0KPiBUaGlzIHBh
dGNoIGFkZHMgUmF5ZGl1bSBTZW1pY29uZHVjdG9yIENvcnBvcmF0aW9uIHJtNjgyMDANCj4gNS41
IiA3MjB4MTI4MCBURlQgTENEIHBhbmVsIGRyaXZlciAoTUlQSS1EU0kgdmlkZW8gbW9kZSkuDQo+
DQo+IFNpZ25lZC1vZmYtYnk6IFBoaWxpcHBlIENvcm51IDxwaGlsaXBwZS5jb3JudUBzdC5jb20+
DQo+IC0tLQ0KPiAgIGRyaXZlcnMvZ3B1L2RybS9wYW5lbC9LY29uZmlnICAgICAgICAgICAgICAg
ICB8ICAgOCArDQo+ICAgZHJpdmVycy9ncHUvZHJtL3BhbmVsL01ha2VmaWxlICAgICAgICAgICAg
ICAgIHwgICAxICsNCj4gICBkcml2ZXJzL2dwdS9kcm0vcGFuZWwvcGFuZWwtcmF5ZGl1bS1ybTY4
MjAwLmMgfCA0NjQgKysrKysrKysrKysrKysrKysrKysrKysrKysNCj4gICAzIGZpbGVzIGNoYW5n
ZWQsIDQ3MyBpbnNlcnRpb25zKCspDQo+ICAgY3JlYXRlIG1vZGUgMTAwNzU1IGRyaXZlcnMvZ3B1
L2RybS9wYW5lbC9wYW5lbC1yYXlkaXVtLXJtNjgyMDAuYw0KPg0KPiBkaWZmIC0tZ2l0IGEvZHJp
dmVycy9ncHUvZHJtL3BhbmVsL0tjb25maWcgYi9kcml2ZXJzL2dwdS9kcm0vcGFuZWwvS2NvbmZp
Zw0KPiBpbmRleCA5ODgwNDhlYmNjMjIuLjA4ZDk5ZGQ0Njc2NSAxMDA2NDQNCj4gLS0tIGEvZHJp
dmVycy9ncHUvZHJtL3BhbmVsL0tjb25maWcNCj4gKysrIGIvZHJpdmVycy9ncHUvZHJtL3BhbmVs
L0tjb25maWcNCj4gQEAgLTEwOCw2ICsxMDgsMTQgQEAgY29uZmlnIERSTV9QQU5FTF9SQVNQQkVS
UllQSV9UT1VDSFNDUkVFTg0KPiAgIAkgIFBpIDciIFRvdWNoc2NyZWVuLiAgVG8gY29tcGlsZSB0
aGlzIGRyaXZlciBhcyBhIG1vZHVsZSwNCj4gICAJICBjaG9vc2UgTSBoZXJlLg0KPiAgIA0KPiAr
Y29uZmlnIERSTV9QQU5FTF9SQVlESVVNX1JNNjgyMDANCj4gKwl0cmlzdGF0ZSAiUmF5ZGl1bSBy
bTY4MjAwIDcyMHgxMjgwIGRzaSAyZGwgdmlkZW8gbW9kZSBwYW5lbCINCj4gKwlkZXBlbmRzIG9u
IE9GDQo+ICsJZGVwZW5kcyBvbiBEUk1fTUlQSV9EU0kNCj4gKwloZWxwDQo+ICsJICBTYXkgWSBo
ZXJlIGlmIHlvdSB3YW50IHRvIGVuYWJsZSBzdXBwb3J0IGZvciBSYXlkaXVtIHJtNjgyMDANCj4g
KwkgIDcyMHgxMjgwIGRzaSAyZGwgdmlkZW8gbW9kZSBwYW5lbA0KPiArDQo+ICAgY29uZmlnIERS
TV9QQU5FTF9TQU1TVU5HX1M2RTNIQTINCj4gICAJdHJpc3RhdGUgIlNhbXN1bmcgUzZFM0hBMiBE
U0kgdmlkZW8gbW9kZSBwYW5lbCINCj4gICAJZGVwZW5kcyBvbiBPRg0KPiBkaWZmIC0tZ2l0IGEv
ZHJpdmVycy9ncHUvZHJtL3BhbmVsL01ha2VmaWxlIGIvZHJpdmVycy9ncHUvZHJtL3BhbmVsL01h
a2VmaWxlDQo+IGluZGV4IDNkMmE4OGQwZTk2NS4uZjI2ZWZjMTFkNzQ2IDEwMDY0NA0KPiAtLS0g
YS9kcml2ZXJzL2dwdS9kcm0vcGFuZWwvTWFrZWZpbGUNCj4gKysrIGIvZHJpdmVycy9ncHUvZHJt
L3BhbmVsL01ha2VmaWxlDQo+IEBAIC05LDYgKzksNyBAQCBvYmotJChDT05GSUdfRFJNX1BBTkVM
X0xHX0xHNDU3MykgKz0gcGFuZWwtbGctbGc0NTczLm8NCj4gICBvYmotJChDT05GSUdfRFJNX1BB
TkVMX09SSVNFVEVDSF9PVE04MDA5QSkgKz0gcGFuZWwtb3Jpc2V0ZWNoLW90bTgwMDlhLm8NCj4g
ICBvYmotJChDT05GSUdfRFJNX1BBTkVMX1BBTkFTT05JQ19WVlgxMEYwMzROMDApICs9IHBhbmVs
LXBhbmFzb25pYy12dngxMGYwMzRuMDAubw0KPiAgIG9iai0kKENPTkZJR19EUk1fUEFORUxfUkFT
UEJFUlJZUElfVE9VQ0hTQ1JFRU4pICs9IHBhbmVsLXJhc3BiZXJyeXBpLXRvdWNoc2NyZWVuLm8N
Cj4gK29iai0kKENPTkZJR19EUk1fUEFORUxfUkFZRElVTV9STTY4MjAwKSArPSBwYW5lbC1yYXlk
aXVtLXJtNjgyMDAubw0KPiAgIG9iai0kKENPTkZJR19EUk1fUEFORUxfU0FNU1VOR19MRDkwNDAp
ICs9IHBhbmVsLXNhbXN1bmctbGQ5MDQwLm8NCj4gICBvYmotJChDT05GSUdfRFJNX1BBTkVMX1NB
TVNVTkdfUzZFM0hBMikgKz0gcGFuZWwtc2Ftc3VuZy1zNmUzaGEyLm8NCj4gICBvYmotJChDT05G
SUdfRFJNX1BBTkVMX1NBTVNVTkdfUzZFNjNKMFgwMykgKz0gcGFuZWwtc2Ftc3VuZy1zNmU2M2ow
eDAzLm8NCj4gZGlmZiAtLWdpdCBhL2RyaXZlcnMvZ3B1L2RybS9wYW5lbC9wYW5lbC1yYXlkaXVt
LXJtNjgyMDAuYyBiL2RyaXZlcnMvZ3B1L2RybS9wYW5lbC9wYW5lbC1yYXlkaXVtLXJtNjgyMDAu
Yw0KPiBuZXcgZmlsZSBtb2RlIDEwMDc1NQ0KPiBpbmRleCAwMDAwMDAwMDAwMDAuLmYzZTE1ODcz
ZDA1YQ0KPiAtLS0gL2Rldi9udWxsDQo+ICsrKyBiL2RyaXZlcnMvZ3B1L2RybS9wYW5lbC9wYW5l
bC1yYXlkaXVtLXJtNjgyMDAuYw0KPiBAQCAtMCwwICsxLDQ2NCBAQA0KPiArLy8gU1BEWC1MaWNl
bnNlLUlkZW50aWZpZXI6IEdQTC0yLjANCj4gKy8qDQo+ICsgKiBDb3B5cmlnaHQgKEMpIFNUTWlj
cm9lbGVjdHJvbmljcyBTQSAyMDE3DQo+ICsgKg0KPiArICogQXV0aG9yczogUGhpbGlwcGUgQ29y
bnUgPHBoaWxpcHBlLmNvcm51QHN0LmNvbT4NCj4gKyAqICAgICAgICAgIFlhbm5pY2sgRmVydHJl
IDx5YW5uaWNrLmZlcnRyZUBzdC5jb20+DQo+ICsgKi8NCj4gKw0KPiArI2luY2x1ZGUgPGRybS9k
cm1QLmg+DQo+ICsjaW5jbHVkZSA8ZHJtL2RybV9taXBpX2RzaS5oPg0KPiArI2luY2x1ZGUgPGRy
bS9kcm1fcGFuZWwuaD4NCj4gKyNpbmNsdWRlIDxsaW51eC9iYWNrbGlnaHQuaD4NCj4gKyNpbmNs
dWRlIDxsaW51eC9ncGlvL2NvbnN1bWVyLmg+DQo+ICsjaW5jbHVkZSA8bGludXgvcmVndWxhdG9y
L2NvbnN1bWVyLmg+DQo+ICsjaW5jbHVkZSA8dmlkZW8vbWlwaV9kaXNwbGF5Lmg+DQo+ICsNCj4g
KyNkZWZpbmUgRFJWX05BTUUgInJheWRpdW1fcm02ODIwMCINCj4gKw0KPiArLyoqKiBNYW51ZmFj
dHVyZXIgQ29tbWFuZCBTZXQgKioqLw0KPiArI2RlZmluZSBNQ1NfQ01EX01PREVfU1cJMHhGRSAv
KiBDTUQgTW9kZSBTd2l0Y2ggKi8NCj4gKyNkZWZpbmUgTUNTX0NNRDFfVUNTCTB4MDAgLyogVXNl
ciBDb21tYW5kIFNldCAoVUNTID0gQ01EMSkgKi8NCj4gKyNkZWZpbmUgTUNTX0NNRDJfUDAJMHgw
MSAvKiBNYW51ZmFjdHVyZSBDb21tYW5kIFNldCBQYWdlMCAoQ01EMiBQMCkgKi8NCj4gKyNkZWZp
bmUgTUNTX0NNRDJfUDEJMHgwMiAvKiBNYW51ZmFjdHVyZSBDb21tYW5kIFNldCBQYWdlMSAoQ01E
MiBQMSkgKi8NCj4gKyNkZWZpbmUgTUNTX0NNRDJfUDIJMHgwMyAvKiBNYW51ZmFjdHVyZSBDb21t
YW5kIFNldCBQYWdlMiAoQ01EMiBQMikgKi8NCj4gKyNkZWZpbmUgTUNTX0NNRDJfUDMJMHgwNCAv
KiBNYW51ZmFjdHVyZSBDb21tYW5kIFNldCBQYWdlMyAoQ01EMiBQMykgKi8NCj4gKw0KPiArLyog
Q01EMiBQMCBjb21tYW5kcyAoRGlzcGxheSBPcHRpb25zIGFuZCBQb3dlcikgKi8NCj4gKyNkZWZp
bmUgTUNTX1NUQkNUUgkweDEyIC8qIFRFMSBPdXRwdXQgU2V0dGluZyBaaWctWmFnIENvbm5lY3Rp
b24gKi8NCj4gKyNkZWZpbmUgTUNTX1NHT1BDVFIJMHgxNiAvKiBTb3VyY2UgQmlhcyBDdXJyZW50
ICovDQo+ICsjZGVmaW5lIE1DU19TRENUUgkweDFBIC8qIFNvdXJjZSBPdXRwdXQgRGVsYXkgVGlt
ZSAqLw0KPiArI2RlZmluZSBNQ1NfSU5WQ1RSCTB4MUIgLyogSW52ZXJzaW9uIFR5cGUgKi8NCj4g
KyNkZWZpbmUgTUNTX0VYVF9QV1JfSUMJMHgyNCAvKiBFeHRlcm5hbCBQV1IgSUMgQ29udHJvbCAq
Lw0KPiArI2RlZmluZSBNQ1NfU0VUQVZERAkweDI3IC8qIFBGTSBDb250cm9sIGZvciBBVkREIE91
dHB1dCAqLw0KPiArI2RlZmluZSBNQ1NfU0VUQVZFRQkweDI5IC8qIFBGTSBDb250cm9sIGZvciBB
VkVFIE91dHB1dCAqLw0KPiArI2RlZmluZSBNQ1NfQlQyQ1RSCTB4MkIgLyogRERWREwgQ2hhcmdl
IFB1bXAgQ29udHJvbCAqLw0KPiArI2RlZmluZSBNQ1NfQlQzQ1RSCTB4MkYgLyogVkdIIENoYXJn
ZSBQdW1wIENvbnRyb2wgKi8NCj4gKyNkZWZpbmUgTUNTX0JUNENUUgkweDM0IC8qIFZHTCBDaGFy
Z2UgUHVtcCBDb250cm9sICovDQo+ICsjZGVmaW5lIE1DU19WQ01DVFIJMHg0NiAvKiBWQ09NIE91
dHB1dCBMZXZlbCBDb250cm9sICovDQo+ICsjZGVmaW5lIE1DU19TRVRWR04JMHg1MiAvKiBWRyBN
L1MgTiBDb250cm9sICovDQo+ICsjZGVmaW5lIE1DU19TRVRWR1AJMHg1NCAvKiBWRyBNL1MgUCBD
b250cm9sICovDQo+ICsjZGVmaW5lIE1DU19TV19DVFJMCTB4NUYgLyogSW50ZXJmYWNlIENvbnRy
b2wgZm9yIFBGTSBhbmQgTUlQSSAqLw0KPiArDQo+ICsvKiBDTUQyIFAyIGNvbW1hbmRzIChHT0Eg
VGltaW5nIENvbnRyb2wpIC0gbm8gZGVzY3JpcHRpb24gaW4gZGF0YXNoZWV0ICovDQo+ICsjZGVm
aW5lIEdPQV9WU1RWMQkweDAwDQo+ICsjZGVmaW5lIEdPQV9WU1RWMgkweDA3DQo+ICsjZGVmaW5l
IEdPQV9WQ0xLMQkweDBFDQo+ICsjZGVmaW5lIEdPQV9WQ0xLMgkweDE3DQo+ICsjZGVmaW5lIEdP
QV9WQ0xLX09QVDEJMHgyMA0KPiArI2RlZmluZSBHT0FfQklDTEsxCTB4MkENCj4gKyNkZWZpbmUg
R09BX0JJQ0xLMgkweDM3DQo+ICsjZGVmaW5lIEdPQV9CSUNMSzMJMHg0NA0KPiArI2RlZmluZSBH
T0FfQklDTEs0CTB4NEYNCj4gKyNkZWZpbmUgR09BX0JJQ0xLX09QVDEJMHg1Qg0KPiArI2RlZmlu
ZSBHT0FfQklDTEtfT1BUMgkweDYwDQo+ICsjZGVmaW5lIE1DU19HT0FfR1BPMQkweDZEDQo+ICsj
ZGVmaW5lIE1DU19HT0FfR1BPMgkweDcxDQo+ICsjZGVmaW5lIE1DU19HT0FfRVEJMHg3NA0KPiAr
I2RlZmluZSBNQ1NfR09BX0NMS19HQUxMT04gMHg3Qw0KPiArI2RlZmluZSBNQ1NfR09BX0ZTX1NF
TDAJMHg3RQ0KPiArI2RlZmluZSBNQ1NfR09BX0ZTX1NFTDEJMHg4Nw0KPiArI2RlZmluZSBNQ1Nf
R09BX0ZTX1NFTDIJMHg5MQ0KPiArI2RlZmluZSBNQ1NfR09BX0ZTX1NFTDMJMHg5Qg0KPiArI2Rl
ZmluZSBNQ1NfR09BX0JTX1NFTDAJMHhBQw0KPiArI2RlZmluZSBNQ1NfR09BX0JTX1NFTDEJMHhC
NQ0KPiArI2RlZmluZSBNQ1NfR09BX0JTX1NFTDIJMHhCRg0KPiArI2RlZmluZSBNQ1NfR09BX0JT
X1NFTDMJMHhDOQ0KPiArI2RlZmluZSBNQ1NfR09BX0JTX1NFTDQJMHhEMw0KPiArDQo+ICsvKiBD
TUQyIFAzIGNvbW1hbmRzIChHYW1tYSkgKi8NCj4gKyNkZWZpbmUgTUNTX0dBTU1BX1ZQCTB4NjAg
LyogR2FtbWEgVlAxflZQMTYgKi8NCj4gKyNkZWZpbmUgTUNTX0dBTU1BX1ZOCTB4NzAgLyogR2Ft
bWEgVk4xflZOMTYgKi8NCj4gKw0KPiArc3RydWN0IHJtNjgyMDAgew0KPiArCXN0cnVjdCBkZXZp
Y2UgKmRldjsNCj4gKwlzdHJ1Y3QgZHJtX3BhbmVsIHBhbmVsOw0KPiArCXN0cnVjdCBncGlvX2Rl
c2MgKnJlc2V0X2dwaW87DQo+ICsJc3RydWN0IHJlZ3VsYXRvciAqc3VwcGx5Ow0KPiArCXN0cnVj
dCBiYWNrbGlnaHRfZGV2aWNlICpibF9kZXY7DQo+ICsJYm9vbCBwcmVwYXJlZDsNCj4gKwlib29s
IGVuYWJsZWQ7DQo+ICt9Ow0KPiArDQo+ICtzdGF0aWMgY29uc3Qgc3RydWN0IGRybV9kaXNwbGF5
X21vZGUgZGVmYXVsdF9tb2RlID0gew0KPiArCS5jbG9jayA9IDUyNTgyLA0KPiArCS5oZGlzcGxh
eSA9IDcyMCwNCj4gKwkuaHN5bmNfc3RhcnQgPSA3MjAgKyAzOCwNCj4gKwkuaHN5bmNfZW5kID0g
NzIwICsgMzggKyA4LA0KPiArCS5odG90YWwgPSA3MjAgKyAzOCArIDggKyAzOCwNCj4gKwkudmRp
c3BsYXkgPSAxMjgwLA0KPiArCS52c3luY19zdGFydCA9IDEyODAgKyAxMiwNCj4gKwkudnN5bmNf
ZW5kID0gMTI4MCArIDEyICsgNCwNCj4gKwkudnRvdGFsID0gMTI4MCArIDEyICsgNCArIDEyLA0K
PiArCS52cmVmcmVzaCA9IDUwLA0KPiArCS5mbGFncyA9IDAsDQo+ICsJLndpZHRoX21tID0gNjgs
DQo+ICsJLmhlaWdodF9tbSA9IDEyMiwNCj4gK307DQo+ICsNCj4gK3N0YXRpYyBpbmxpbmUgc3Ry
dWN0IHJtNjgyMDAgKnBhbmVsX3RvX3JtNjgyMDAoc3RydWN0IGRybV9wYW5lbCAqcGFuZWwpDQo+
ICt7DQo+ICsJcmV0dXJuIGNvbnRhaW5lcl9vZihwYW5lbCwgc3RydWN0IHJtNjgyMDAsIHBhbmVs
KTsNCj4gK30NCj4gKw0KPiArc3RhdGljIHZvaWQgcm02ODIwMF9kY3Nfd3JpdGVfYnVmKHN0cnVj
dCBybTY4MjAwICpjdHgsIGNvbnN0IHZvaWQgKmRhdGEsDQo+ICsJCQkJICBzaXplX3QgbGVuKQ0K
PiArew0KPiArCXN0cnVjdCBtaXBpX2RzaV9kZXZpY2UgKmRzaSA9IHRvX21pcGlfZHNpX2Rldmlj
ZShjdHgtPmRldik7DQo+ICsNCj4gKwlpZiAobWlwaV9kc2lfZGNzX3dyaXRlX2J1ZmZlcihkc2ks
IGRhdGEsIGxlbikgPCAwKQ0KPiArCQlEUk1fV0FSTigibWlwaSBkc2kgZGNzIHdyaXRlIGJ1ZmZl
ciBmYWlsZWRcbiIpOw0KPiArfQ0KPiArDQo+ICtzdGF0aWMgdm9pZCBybTY4MjAwX2Rjc193cml0
ZV9jbWQoc3RydWN0IHJtNjgyMDAgKmN0eCwgdTggY21kLCB1OCB2YWx1ZSkNCj4gK3sNCj4gKwlz
dHJ1Y3QgbWlwaV9kc2lfZGV2aWNlICpkc2kgPSB0b19taXBpX2RzaV9kZXZpY2UoY3R4LT5kZXYp
Ow0KPiArDQo+ICsJaWYgKG1pcGlfZHNpX2Rjc193cml0ZShkc2ksIGNtZCwgJnZhbHVlLCAxKSA8
IDApDQo+ICsJCURSTV9XQVJOKCJtaXBpIGRzaSBkY3Mgd3JpdGUgZmFpbGVkXG4iKTsNCj4gK30N
Cj4gKw0KPiArI2RlZmluZSBkY3Nfd3JpdGVfc2VxKGN0eCwgc2VxLi4uKQkJCQlcDQo+ICsoewkJ
CQkJCQkJXA0KPiArCXN0YXRpYyBjb25zdCB1OCBkW10gPSB7IHNlcSB9OwkJCQlcDQo+ICsJcm02
ODIwMF9kY3Nfd3JpdGVfYnVmKGN0eCwgZCwgQVJSQVlfU0laRShkKSk7CQlcDQo+ICt9KQ0KPiAr
DQo+ICsvKg0KPiArICogVGhpcyBwYW5lbCBpcyBub3QgYWJsZSB0byBhdXRvLWluY3JlbWVudCBh
bGwgY21kIGFkZHJlc3NlcyBzbyBmb3Igc29tZSBvZg0KPiArICogdGhlbSwgd2UgbmVlZCB0byBz
ZW5kIHRoZW0gb25lIGJ5IG9uZS4uLg0KPiArICovDQo+ICsjZGVmaW5lIGRjc193cml0ZV9jbWRf
c2VxKGN0eCwgY21kLCBzZXEuLi4pCQkJXA0KPiArKHsJCQkJCQkJCVwNCj4gKwlzdGF0aWMgY29u
c3QgdTggZFtdID0geyBzZXEgfTsJCQkJXA0KPiArCXN0YXRpYyBpbnQgaTsJCQkJCQlcDQo+ICsJ
Zm9yIChpID0gMDsgaSA8IEFSUkFZX1NJWkUoZCkgOyBpKyspCQkJXA0KPiArCQlybTY4MjAwX2Rj
c193cml0ZV9jbWQoY3R4LCBjbWQgKyBpLCBkW2ldKTsJXA0KPiArfSkNCj4gKw0KPiArc3RhdGlj
IHZvaWQgcm02ODIwMF9pbml0X3NlcXVlbmNlKHN0cnVjdCBybTY4MjAwICpjdHgpDQo+ICt7DQo+
ICsJLyogRW50ZXIgQ01EMiB3aXRoIHBhZ2UgMCAqLw0KPiArCWRjc193cml0ZV9zZXEoY3R4LCBN
Q1NfQ01EX01PREVfU1csIE1DU19DTUQyX1AwKTsNCj4gKwlkY3Nfd3JpdGVfY21kX3NlcShjdHgs
IE1DU19FWFRfUFdSX0lDLCAweEMwLCAweDUzLCAweDAwKTsNCj4gKwlkY3Nfd3JpdGVfc2VxKGN0
eCwgTUNTX0JUMkNUUiwgMHhFNSk7DQo+ICsJZGNzX3dyaXRlX3NlcShjdHgsIE1DU19TRVRBVkRE
LCAweDBBKTsNCj4gKwlkY3Nfd3JpdGVfc2VxKGN0eCwgTUNTX1NFVEFWRUUsIDB4MEEpOw0KPiAr
CWRjc193cml0ZV9zZXEoY3R4LCBNQ1NfU0dPUENUUiwgMHg1Mik7DQo+ICsJZGNzX3dyaXRlX3Nl
cShjdHgsIE1DU19CVDNDVFIsIDB4NTMpOw0KPiArCWRjc193cml0ZV9zZXEoY3R4LCBNQ1NfQlQ0
Q1RSLCAweDVBKTsNCj4gKwlkY3Nfd3JpdGVfc2VxKGN0eCwgTUNTX0lOVkNUUiwgMHgwMCk7DQo+
ICsJZGNzX3dyaXRlX3NlcShjdHgsIE1DU19TVEJDVFIsIDB4MEEpOw0KPiArCWRjc193cml0ZV9z
ZXEoY3R4LCBNQ1NfU0RDVFIsIDB4MDYpOw0KPiArCWRjc193cml0ZV9zZXEoY3R4LCBNQ1NfVkNN
Q1RSLCAweDU2KTsNCj4gKwlkY3Nfd3JpdGVfc2VxKGN0eCwgTUNTX1NFVFZHTiwgMHhBMCwgMHgw
MCk7DQo+ICsJZGNzX3dyaXRlX3NlcShjdHgsIE1DU19TRVRWR1AsIDB4QTAsIDB4MDApOw0KPiAr
CWRjc193cml0ZV9zZXEoY3R4LCBNQ1NfU1dfQ1RSTCwgMHgxMSk7IC8qIDIgZGF0YSBsYW5lcywg
c2VlIGRvYyAqLw0KPiArDQo+ICsJZGNzX3dyaXRlX3NlcShjdHgsIE1DU19DTURfTU9ERV9TVywg
TUNTX0NNRDJfUDIpOw0KPiArCWRjc193cml0ZV9zZXEoY3R4LCBHT0FfVlNUVjEsIDB4MDUpOw0K
PiArCWRjc193cml0ZV9zZXEoY3R4LCAweDAyLCAweDBCKTsNCj4gKwlkY3Nfd3JpdGVfc2VxKGN0
eCwgMHgwMywgMHgwRik7DQo+ICsJZGNzX3dyaXRlX3NlcShjdHgsIDB4MDQsIDB4N0QsIDB4MDAs
IDB4NTApOw0KPiArCWRjc193cml0ZV9jbWRfc2VxKGN0eCwgR09BX1ZTVFYyLCAweDA1LCAweDE2
LCAweDBELCAweDExLCAweDdELCAweDAwLA0KPiArCQkJICAweDUwKTsNCj4gKwlkY3Nfd3JpdGVf
Y21kX3NlcShjdHgsIEdPQV9WQ0xLMSwgMHgwNywgMHgwOCwgMHgwMSwgMHgwMiwgMHgwMCwgMHg3
RCwNCj4gKwkJCSAgMHgwMCwgMHg4NSwgMHgwOCk7DQo+ICsJZGNzX3dyaXRlX2NtZF9zZXEoY3R4
LCBHT0FfVkNMSzIsIDB4MDMsIDB4MDQsIDB4MDUsIDB4MDYsIDB4MDAsIDB4N0QsDQo+ICsJCQkg
IDB4MDAsIDB4ODUsIDB4MDgpOw0KPiArCWRjc193cml0ZV9zZXEoY3R4LCBHT0FfVkNMS19PUFQx
LCAweDAwLCAweDAwLCAweDAwLCAweDAwLCAweDAwLCAweDAwLA0KPiArCQkgICAgICAweDAwLCAw
eDAwLCAweDAwLCAweDAwKTsNCj4gKwlkY3Nfd3JpdGVfY21kX3NlcShjdHgsIEdPQV9CSUNMSzEs
IDB4MDcsIDB4MDgpOw0KPiArCWRjc193cml0ZV9zZXEoY3R4LCAweDJELCAweDAxKTsNCj4gKwlk
Y3Nfd3JpdGVfc2VxKGN0eCwgMHgyRiwgMHgwMiwgMHgwMCwgMHg0MCwgMHgwNSwgMHgwOCwgMHg1
NCwgMHg3RCwNCj4gKwkJICAgICAgMHgwMCk7DQo+ICsJZGNzX3dyaXRlX2NtZF9zZXEoY3R4LCBH
T0FfQklDTEsyLCAweDAzLCAweDA0LCAweDA1LCAweDA2LCAweDAwKTsNCj4gKwlkY3Nfd3JpdGVf
c2VxKGN0eCwgMHgzRCwgMHg0MCk7DQo+ICsJZGNzX3dyaXRlX3NlcShjdHgsIDB4M0YsIDB4MDUs
IDB4MDgsIDB4NTQsIDB4N0QsIDB4MDApOw0KPiArCWRjc193cml0ZV9zZXEoY3R4LCBHT0FfQklD
TEszLCAweDAwLCAweDAwLCAweDAwLCAweDAwLCAweDAwLCAweDAwLA0KPiArCQkgICAgICAweDAw
LCAweDAwLCAweDAwLCAweDAwLCAweDAwKTsNCj4gKwlkY3Nfd3JpdGVfc2VxKGN0eCwgR09BX0JJ
Q0xLNCwgMHgwMCwgMHgwMCwgMHgwMCwgMHgwMCwgMHgwMCwgMHgwMCwNCj4gKwkJICAgICAgMHgw
MCwgMHgwMCk7DQo+ICsJZGNzX3dyaXRlX3NlcShjdHgsIDB4NTgsIDB4MDAsIDB4MDAsIDB4MDAp
Ow0KPiArCWRjc193cml0ZV9zZXEoY3R4LCBHT0FfQklDTEtfT1BUMSwgMHgwMCwgMHgwMCwgMHgw
MCwgMHgwMCwgMHgwMCk7DQo+ICsJZGNzX3dyaXRlX3NlcShjdHgsIEdPQV9CSUNMS19PUFQyLCAw
eDAwLCAweDAwLCAweDAwLCAweDAwLCAweDAwLCAweDAwLA0KPiArCQkgICAgICAweDAwLCAweDAw
LCAweDAwLCAweDAwLCAweDAwLCAweDAwLCAweDAwKTsNCj4gKwlkY3Nfd3JpdGVfc2VxKGN0eCwg
TUNTX0dPQV9HUE8xLCAweDAwLCAweDAwLCAweDAwLCAweDAwKTsNCj4gKwlkY3Nfd3JpdGVfc2Vx
KGN0eCwgTUNTX0dPQV9HUE8yLCAweDAwLCAweDIwLCAweDAwKTsNCj4gKwlkY3Nfd3JpdGVfc2Vx
KGN0eCwgTUNTX0dPQV9FUSwgMHgwOCwgMHgwOCwgMHgwOCwgMHgwOCwgMHgwOCwgMHgwOCwNCj4g
KwkJICAgICAgMHgwMCwgMHgwMCk7DQo+ICsJZGNzX3dyaXRlX3NlcShjdHgsIE1DU19HT0FfQ0xL
X0dBTExPTiwgMHgwMCwgMHgwMCk7DQo+ICsJZGNzX3dyaXRlX2NtZF9zZXEoY3R4LCBNQ1NfR09B
X0ZTX1NFTDAsIDB4QkYsIDB4MDIsIDB4MDYsIDB4MTQsIDB4MTAsDQo+ICsJCQkgIDB4MTYsIDB4
MTIsIDB4MDgsIDB4M0YpOw0KPiArCWRjc193cml0ZV9jbWRfc2VxKGN0eCwgTUNTX0dPQV9GU19T
RUwxLCAweDNGLCAweDNGLCAweDNGLCAweDNGLCAweDBDLA0KPiArCQkJICAweDBBLCAweDBFLCAw
eDNGLCAweDNGLCAweDAwKTsNCj4gKwlkY3Nfd3JpdGVfY21kX3NlcShjdHgsIE1DU19HT0FfRlNf
U0VMMiwgMHgwNCwgMHgzRiwgMHgzRiwgMHgzRiwgMHgzRiwNCj4gKwkJCSAgMHgwNSwgMHgwMSwg
MHgzRiwgMHgzRiwgMHgwRik7DQo+ICsJZGNzX3dyaXRlX2NtZF9zZXEoY3R4LCBNQ1NfR09BX0ZT
X1NFTDMsIDB4MEIsIDB4MEQsIDB4M0YsIDB4M0YsIDB4M0YsDQo+ICsJCQkgIDB4M0YpOw0KPiAr
CWRjc193cml0ZV9jbWRfc2VxKGN0eCwgMHhBMiwgMHgzRiwgMHgwOSwgMHgxMywgMHgxNywgMHgx
MSwgMHgxNSk7DQo+ICsJZGNzX3dyaXRlX2NtZF9zZXEoY3R4LCAweEE5LCAweDA3LCAweDAzLCAw
eDNGKTsNCj4gKwlkY3Nfd3JpdGVfY21kX3NlcShjdHgsIE1DU19HT0FfQlNfU0VMMCwgMHgzRiwg
MHgwNSwgMHgwMSwgMHgxNywgMHgxMywNCj4gKwkJCSAgMHgxNSwgMHgxMSwgMHgwRiwgMHgzRik7
DQo+ICsJZGNzX3dyaXRlX2NtZF9zZXEoY3R4LCBNQ1NfR09BX0JTX1NFTDEsIDB4M0YsIDB4M0Ys
IDB4M0YsIDB4M0YsIDB4MEIsDQo+ICsJCQkgIDB4MEQsIDB4MDksIDB4M0YsIDB4M0YsIDB4MDcp
Ow0KPiArCWRjc193cml0ZV9jbWRfc2VxKGN0eCwgTUNTX0dPQV9CU19TRUwyLCAweDAzLCAweDNG
LCAweDNGLCAweDNGLCAweDNGLA0KPiArCQkJICAweDAyLCAweDA2LCAweDNGLCAweDNGLCAweDA4
KTsNCj4gKwlkY3Nfd3JpdGVfY21kX3NlcShjdHgsIE1DU19HT0FfQlNfU0VMMywgMHgwQywgMHgw
QSwgMHgzRiwgMHgzRiwgMHgzRiwNCj4gKwkJCSAgMHgzRiwgMHgzRiwgMHgwRSwgMHgxMCwgMHgx
NCk7DQo+ICsJZGNzX3dyaXRlX2NtZF9zZXEoY3R4LCBNQ1NfR09BX0JTX1NFTDQsIDB4MTIsIDB4
MTYsIDB4MDAsIDB4MDQsIDB4M0YpOw0KPiArCWRjc193cml0ZV9zZXEoY3R4LCAweERDLCAweDAy
KTsNCj4gKwlkY3Nfd3JpdGVfc2VxKGN0eCwgMHhERSwgMHgxMik7DQo+ICsNCj4gKwlkY3Nfd3Jp
dGVfc2VxKGN0eCwgTUNTX0NNRF9NT0RFX1NXLCAweDBFKTsgLyogTm8gZG9jdW1lbnRhdGlvbiAq
Lw0KPiArCWRjc193cml0ZV9zZXEoY3R4LCAweDAxLCAweDc1KTsNCj4gKw0KPiArCWRjc193cml0
ZV9zZXEoY3R4LCBNQ1NfQ01EX01PREVfU1csIE1DU19DTUQyX1AzKTsNCj4gKwlkY3Nfd3JpdGVf
Y21kX3NlcShjdHgsIE1DU19HQU1NQV9WUCwgMHgwMCwgMHgwQywgMHgxMiwgMHgwRSwgMHgwNiwN
Cj4gKwkJCSAgMHgxMiwgMHgwRSwgMHgwQiwgMHgxNSwgMHgwQiwgMHgxMCwgMHgwNywgMHgwRiwN
Cj4gKwkJCSAgMHgxMiwgMHgwQywgMHgwMCk7DQo+ICsJZGNzX3dyaXRlX2NtZF9zZXEoY3R4LCBN
Q1NfR0FNTUFfVk4sIDB4MDAsIDB4MEMsIDB4MTIsIDB4MEUsIDB4MDYsDQo+ICsJCQkgIDB4MTIs
IDB4MEUsIDB4MEIsIDB4MTUsIDB4MEIsIDB4MTAsIDB4MDcsIDB4MEYsDQo+ICsJCQkgIDB4MTIs
IDB4MEMsIDB4MDApOw0KPiArDQo+ICsJLyogRXhpdCBDTUQyICovDQo+ICsJZGNzX3dyaXRlX3Nl
cShjdHgsIE1DU19DTURfTU9ERV9TVywgTUNTX0NNRDFfVUNTKTsNCj4gK30NCj4gKw0KPiArc3Rh
dGljIGludCBybTY4MjAwX2Rpc2FibGUoc3RydWN0IGRybV9wYW5lbCAqcGFuZWwpDQo+ICt7DQo+
ICsJc3RydWN0IHJtNjgyMDAgKmN0eCA9IHBhbmVsX3RvX3JtNjgyMDAocGFuZWwpOw0KPiArDQo+
ICsJaWYgKCFjdHgtPmVuYWJsZWQpDQo+ICsJCXJldHVybiAwOw0KPiArDQo+ICsJaWYgKGN0eC0+
YmxfZGV2KSB7DQo+ICsJCWN0eC0+YmxfZGV2LT5wcm9wcy5wb3dlciA9IEZCX0JMQU5LX1BPV0VS
RE9XTjsNCj4gKwkJY3R4LT5ibF9kZXYtPnByb3BzLnN0YXRlIHw9IEJMX0NPUkVfRkJCTEFOSzsN
Cj4gKwkJYmFja2xpZ2h0X3VwZGF0ZV9zdGF0dXMoY3R4LT5ibF9kZXYpOw0KPiArCX0NCj4gKw0K
PiArCWN0eC0+ZW5hYmxlZCA9IGZhbHNlOw0KPiArDQo+ICsJcmV0dXJuIDA7DQo+ICt9DQo+ICsN
Cj4gK3N0YXRpYyBpbnQgcm02ODIwMF91bnByZXBhcmUoc3RydWN0IGRybV9wYW5lbCAqcGFuZWwp
DQo+ICt7DQo+ICsJc3RydWN0IHJtNjgyMDAgKmN0eCA9IHBhbmVsX3RvX3JtNjgyMDAocGFuZWwp
Ow0KPiArCXN0cnVjdCBtaXBpX2RzaV9kZXZpY2UgKmRzaSA9IHRvX21pcGlfZHNpX2RldmljZShj
dHgtPmRldik7DQo+ICsJaW50IHJldDsNCj4gKw0KPiArCWlmICghY3R4LT5wcmVwYXJlZCkNCj4g
KwkJcmV0dXJuIDA7DQo+ICsNCj4gKwlyZXQgPSBtaXBpX2RzaV9kY3Nfc2V0X2Rpc3BsYXlfb2Zm
KGRzaSk7DQo+ICsJaWYgKHJldCkNCj4gKwkJRFJNX1dBUk4oImZhaWxlZCB0byBzZXQgZGlzcGxh
eSBvZmY6ICVkXG4iLCByZXQpOw0KPiArDQo+ICsJcmV0ID0gbWlwaV9kc2lfZGNzX2VudGVyX3Ns
ZWVwX21vZGUoZHNpKTsNCj4gKwlpZiAocmV0KQ0KPiArCQlEUk1fV0FSTigiZmFpbGVkIHRvIGVu
dGVyIHNsZWVwIG1vZGU6ICVkXG4iLCByZXQpOw0KPiArDQo+ICsJbXNsZWVwKDEyMCk7DQo+ICsN
Cj4gKwlpZiAoY3R4LT5yZXNldF9ncGlvKSB7DQo+ICsJCWdwaW9kX3NldF92YWx1ZV9jYW5zbGVl
cChjdHgtPnJlc2V0X2dwaW8sIDEpOw0KPiArCQltc2xlZXAoMjApOw0KPiArCX0NCj4gKw0KPiAr
CXJlZ3VsYXRvcl9kaXNhYmxlKGN0eC0+c3VwcGx5KTsNCj4gKw0KPiArCWN0eC0+cHJlcGFyZWQg
PSBmYWxzZTsNCj4gKw0KPiArCXJldHVybiAwOw0KPiArfQ0KPiArDQo+ICtzdGF0aWMgaW50IHJt
NjgyMDBfcHJlcGFyZShzdHJ1Y3QgZHJtX3BhbmVsICpwYW5lbCkNCj4gK3sNCj4gKwlzdHJ1Y3Qg
cm02ODIwMCAqY3R4ID0gcGFuZWxfdG9fcm02ODIwMChwYW5lbCk7DQo+ICsJc3RydWN0IG1pcGlf
ZHNpX2RldmljZSAqZHNpID0gdG9fbWlwaV9kc2lfZGV2aWNlKGN0eC0+ZGV2KTsNCj4gKwlpbnQg
cmV0Ow0KPiArDQo+ICsJaWYgKGN0eC0+cHJlcGFyZWQpDQo+ICsJCXJldHVybiAwOw0KPiArDQo+
ICsJcmV0ID0gcmVndWxhdG9yX2VuYWJsZShjdHgtPnN1cHBseSk7DQo+ICsJaWYgKHJldCA8IDAp
IHsNCj4gKwkJRFJNX0VSUk9SKCJmYWlsZWQgdG8gZW5hYmxlIHN1cHBseTogJWRcbiIsIHJldCk7
DQo+ICsJCXJldHVybiByZXQ7DQo+ICsJfQ0KPiArDQo+ICsJaWYgKGN0eC0+cmVzZXRfZ3Bpbykg
ew0KPiArCQlncGlvZF9zZXRfdmFsdWVfY2Fuc2xlZXAoY3R4LT5yZXNldF9ncGlvLCAwKTsNCj4g
KwkJZ3Bpb2Rfc2V0X3ZhbHVlX2NhbnNsZWVwKGN0eC0+cmVzZXRfZ3BpbywgMSk7DQo+ICsJCW1z
bGVlcCgyMCk7DQo+ICsJCWdwaW9kX3NldF92YWx1ZV9jYW5zbGVlcChjdHgtPnJlc2V0X2dwaW8s
IDApOw0KPiArCQltc2xlZXAoMTAwKTsNCj4gKwl9DQo+ICsNCj4gKwlybTY4MjAwX2luaXRfc2Vx
dWVuY2UoY3R4KTsNCj4gKw0KPiArCXJldCA9IG1pcGlfZHNpX2Rjc19leGl0X3NsZWVwX21vZGUo
ZHNpKTsNCj4gKwlpZiAocmV0KQ0KPiArCQlyZXR1cm4gcmV0Ow0KPiArDQo+ICsJbXNsZWVwKDEy
NSk7DQo+ICsNCj4gKwlyZXQgPSBtaXBpX2RzaV9kY3Nfc2V0X2Rpc3BsYXlfb24oZHNpKTsNCj4g
KwlpZiAocmV0KQ0KPiArCQlyZXR1cm4gcmV0Ow0KPiArDQo+ICsJbXNsZWVwKDIwKTsNCj4gKw0K
PiArCWN0eC0+cHJlcGFyZWQgPSB0cnVlOw0KPiArDQo+ICsJcmV0dXJuIDA7DQo+ICt9DQo+ICsN
Cj4gK3N0YXRpYyBpbnQgcm02ODIwMF9lbmFibGUoc3RydWN0IGRybV9wYW5lbCAqcGFuZWwpDQo+
ICt7DQo+ICsJc3RydWN0IHJtNjgyMDAgKmN0eCA9IHBhbmVsX3RvX3JtNjgyMDAocGFuZWwpOw0K
PiArDQo+ICsJaWYgKGN0eC0+ZW5hYmxlZCkNCj4gKwkJcmV0dXJuIDA7DQo+ICsNCj4gKwlpZiAo
Y3R4LT5ibF9kZXYpIHsNCj4gKwkJY3R4LT5ibF9kZXYtPnByb3BzLnN0YXRlICY9IH5CTF9DT1JF
X0ZCQkxBTks7DQo+ICsJCWN0eC0+YmxfZGV2LT5wcm9wcy5wb3dlciA9IEZCX0JMQU5LX1VOQkxB
Tks7DQo+ICsJCWJhY2tsaWdodF91cGRhdGVfc3RhdHVzKGN0eC0+YmxfZGV2KTsNCj4gKwl9DQo+
ICsNCj4gKwljdHgtPmVuYWJsZWQgPSB0cnVlOw0KPiArDQo+ICsJcmV0dXJuIDA7DQo+ICt9DQo+
ICsNCj4gK3N0YXRpYyBpbnQgcm02ODIwMF9nZXRfbW9kZXMoc3RydWN0IGRybV9wYW5lbCAqcGFu
ZWwpDQo+ICt7DQo+ICsJc3RydWN0IGRybV9kaXNwbGF5X21vZGUgKm1vZGU7DQo+ICsNCj4gKwlt
b2RlID0gZHJtX21vZGVfZHVwbGljYXRlKHBhbmVsLT5kcm0sICZkZWZhdWx0X21vZGUpOw0KPiAr
CWlmICghbW9kZSkgew0KPiArCQlEUk1fRVJST1IoImZhaWxlZCB0byBhZGQgbW9kZSAldXgldXhA
JXVcbiIsDQo+ICsJCQkgIGRlZmF1bHRfbW9kZS5oZGlzcGxheSwgZGVmYXVsdF9tb2RlLnZkaXNw
bGF5LA0KPiArCQkJICBkZWZhdWx0X21vZGUudnJlZnJlc2gpOw0KPiArCQlyZXR1cm4gLUVOT01F
TTsNCj4gKwl9DQo+ICsNCj4gKwlkcm1fbW9kZV9zZXRfbmFtZShtb2RlKTsNCj4gKw0KPiArCW1v
ZGUtPnR5cGUgPSBEUk1fTU9ERV9UWVBFX0RSSVZFUiB8IERSTV9NT0RFX1RZUEVfUFJFRkVSUkVE
Ow0KPiArCWRybV9tb2RlX3Byb2JlZF9hZGQocGFuZWwtPmNvbm5lY3RvciwgbW9kZSk7DQo+ICsN
Cj4gKwlwYW5lbC0+Y29ubmVjdG9yLT5kaXNwbGF5X2luZm8ud2lkdGhfbW0gPSBtb2RlLT53aWR0
aF9tbTsNCj4gKwlwYW5lbC0+Y29ubmVjdG9yLT5kaXNwbGF5X2luZm8uaGVpZ2h0X21tID0gbW9k
ZS0+aGVpZ2h0X21tOw0KPiArDQo+ICsJcmV0dXJuIDE7DQo+ICt9DQo+ICsNCj4gK3N0YXRpYyBj
b25zdCBzdHJ1Y3QgZHJtX3BhbmVsX2Z1bmNzIHJtNjgyMDBfZHJtX2Z1bmNzID0gew0KPiArCS5k
aXNhYmxlICAgPSBybTY4MjAwX2Rpc2FibGUsDQo+ICsJLnVucHJlcGFyZSA9IHJtNjgyMDBfdW5w
cmVwYXJlLA0KPiArCS5wcmVwYXJlICAgPSBybTY4MjAwX3ByZXBhcmUsDQo+ICsJLmVuYWJsZSAg
ICA9IHJtNjgyMDBfZW5hYmxlLA0KPiArCS5nZXRfbW9kZXMgPSBybTY4MjAwX2dldF9tb2RlcywN
Cj4gK307DQo+ICsNCj4gK3N0YXRpYyBpbnQgcm02ODIwMF9wcm9iZShzdHJ1Y3QgbWlwaV9kc2lf
ZGV2aWNlICpkc2kpDQo+ICt7DQo+ICsJc3RydWN0IGRldmljZSAqZGV2ID0gJmRzaS0+ZGV2Ow0K
PiArCXN0cnVjdCBkZXZpY2Vfbm9kZSAqYmFja2xpZ2h0Ow0KPiArCXN0cnVjdCBybTY4MjAwICpj
dHg7DQo+ICsJaW50IHJldDsNCj4gKw0KPiArCWN0eCA9IGRldm1fa3phbGxvYyhkZXYsIHNpemVv
ZigqY3R4KSwgR0ZQX0tFUk5FTCk7DQo+ICsJaWYgKCFjdHgpDQo+ICsJCXJldHVybiAtRU5PTUVN
Ow0KPiArDQo+ICsJY3R4LT5yZXNldF9ncGlvID0gZGV2bV9ncGlvZF9nZXRfb3B0aW9uYWwoZGV2
LCAicmVzZXQiLCBHUElPRF9PVVRfTE9XKTsNCj4gKwlpZiAoSVNfRVJSKGN0eC0+cmVzZXRfZ3Bp
bykpIHsNCj4gKwkJZGV2X2VycihkZXYsICJjYW5ub3QgZ2V0IHJlc2V0LWdwaW9cbiIpOw0KPiAr
CQlyZXR1cm4gUFRSX0VSUihjdHgtPnJlc2V0X2dwaW8pOw0KPiArCX0NCj4gKw0KPiArCWN0eC0+
c3VwcGx5ID0gZGV2bV9yZWd1bGF0b3JfZ2V0KGRldiwgInBvd2VyIik7DQo+ICsJaWYgKElTX0VS
UihjdHgtPnN1cHBseSkpIHsNCj4gKwkJZGV2X2VycihkZXYsICJjYW5ub3QgZ2V0IHJlZ3VsYXRv
clxuIik7DQo+ICsJCXJldHVybiBQVFJfRVJSKGN0eC0+c3VwcGx5KTsNCj4gKwl9DQo+ICsNCj4g
KwliYWNrbGlnaHQgPSBvZl9wYXJzZV9waGFuZGxlKGRldi0+b2Zfbm9kZSwgImJhY2tsaWdodCIs
IDApOw0KPiArCWlmIChiYWNrbGlnaHQpIHsNCj4gKwkJY3R4LT5ibF9kZXYgPSBvZl9maW5kX2Jh
Y2tsaWdodF9ieV9ub2RlKGJhY2tsaWdodCk7DQo+ICsJCW9mX25vZGVfcHV0KGJhY2tsaWdodCk7
DQo+ICsNCj4gKwkJaWYgKCFjdHgtPmJsX2RldikNCj4gKwkJCXJldHVybiAtRVBST0JFX0RFRkVS
Ow0KPiArCX0NCj4gKw0KPiArCW1pcGlfZHNpX3NldF9kcnZkYXRhKGRzaSwgY3R4KTsNCj4gKw0K
PiArCWN0eC0+ZGV2ID0gZGV2Ow0KPiArDQo+ICsJZHNpLT5sYW5lcyA9IDI7DQo+ICsJZHNpLT5m
b3JtYXQgPSBNSVBJX0RTSV9GTVRfUkdCODg4Ow0KPiArCWRzaS0+bW9kZV9mbGFncyA9IE1JUElf
RFNJX01PREVfVklERU8gfCBNSVBJX0RTSV9NT0RFX1ZJREVPX0JVUlNUIHwNCj4gKwkJCSAgTUlQ
SV9EU0lfTU9ERV9MUE07DQo+ICsNCj4gKwlkcm1fcGFuZWxfaW5pdCgmY3R4LT5wYW5lbCk7DQo+
ICsJY3R4LT5wYW5lbC5kZXYgPSBkZXY7DQo+ICsJY3R4LT5wYW5lbC5mdW5jcyA9ICZybTY4MjAw
X2RybV9mdW5jczsNCj4gKw0KPiArCWRybV9wYW5lbF9hZGQoJmN0eC0+cGFuZWwpOw0KPiArDQo+
ICsJcmV0ID0gbWlwaV9kc2lfYXR0YWNoKGRzaSk7DQo+ICsJaWYgKHJldCA8IDApIHsNCj4gKwkJ
ZGV2X2VycihkZXYsICJtaXBpX2RzaV9hdHRhY2ggZmFpbGVkLiBJcyBob3N0IHJlYWR5P1xuIik7
DQo+ICsJCWRybV9wYW5lbF9yZW1vdmUoJmN0eC0+cGFuZWwpOw0KPiArCQlpZiAoY3R4LT5ibF9k
ZXYpDQo+ICsJCQlwdXRfZGV2aWNlKCZjdHgtPmJsX2Rldi0+ZGV2KTsNCj4gKwkJcmV0dXJuIHJl
dDsNCj4gKwl9DQo+ICsNCj4gKwlEUk1fSU5GTyhEUlZfTkFNRSAiX3BhbmVsICV1eCV1QCV1ICV1
YnBwIGRzaSAldWRsIC0gcmVhZHlcbiIsDQo+ICsJCSBkZWZhdWx0X21vZGUuaGRpc3BsYXksIGRl
ZmF1bHRfbW9kZS52ZGlzcGxheSwNCj4gKwkJIGRlZmF1bHRfbW9kZS52cmVmcmVzaCwNCj4gKwkJ
IG1pcGlfZHNpX3BpeGVsX2Zvcm1hdF90b19icHAoZHNpLT5mb3JtYXQpLCBkc2ktPmxhbmVzKTsN
Cj4gKw0KPiArCXJldHVybiAwOw0KPiArfQ0KPiArDQo+ICtzdGF0aWMgaW50IHJtNjgyMDBfcmVt
b3ZlKHN0cnVjdCBtaXBpX2RzaV9kZXZpY2UgKmRzaSkNCj4gK3sNCj4gKwlzdHJ1Y3Qgcm02ODIw
MCAqY3R4ID0gbWlwaV9kc2lfZ2V0X2RydmRhdGEoZHNpKTsNCj4gKw0KPiArCWlmIChjdHgtPmJs
X2RldikNCj4gKwkJcHV0X2RldmljZSgmY3R4LT5ibF9kZXYtPmRldik7DQo+ICsNCj4gKwltaXBp
X2RzaV9kZXRhY2goZHNpKTsNCj4gKwlkcm1fcGFuZWxfcmVtb3ZlKCZjdHgtPnBhbmVsKTsNCj4g
Kw0KPiArCXJldHVybiAwOw0KPiArfQ0KPiArDQo+ICtzdGF0aWMgY29uc3Qgc3RydWN0IG9mX2Rl
dmljZV9pZCByYXlkaXVtX3JtNjgyMDBfb2ZfbWF0Y2hbXSA9IHsNCj4gKwl7IC5jb21wYXRpYmxl
ID0gInJheWRpdW0scm02ODIwMCIgfSwNCj4gKwl7IH0NCj4gK307DQo+ICtNT0RVTEVfREVWSUNF
X1RBQkxFKG9mLCByYXlkaXVtX3JtNjgyMDBfb2ZfbWF0Y2gpOw0KPiArDQo+ICtzdGF0aWMgc3Ry
dWN0IG1pcGlfZHNpX2RyaXZlciByYXlkaXVtX3JtNjgyMDBfZHJpdmVyID0gew0KPiArCS5wcm9i
ZSAgPSBybTY4MjAwX3Byb2JlLA0KPiArCS5yZW1vdmUgPSBybTY4MjAwX3JlbW92ZSwNCj4gKwku
ZHJpdmVyID0gew0KPiArCQkubmFtZSA9IERSVl9OQU1FICJfcGFuZWwiLA0KPiArCQkub2ZfbWF0
Y2hfdGFibGUgPSByYXlkaXVtX3JtNjgyMDBfb2ZfbWF0Y2gsDQo+ICsJfSwNCj4gK307DQo+ICtt
b2R1bGVfbWlwaV9kc2lfZHJpdmVyKHJheWRpdW1fcm02ODIwMF9kcml2ZXIpOw0KPiArDQo+ICtN
T0RVTEVfQVVUSE9SKCJQaGlsaXBwZSBDb3JudSA8cGhpbGlwcGUuY29ybnVAc3QuY29tPiIpOw0K
PiArTU9EVUxFX0FVVEhPUigiWWFubmljayBGZXJ0cmUgPHlhbm5pY2suZmVydHJlQHN0LmNvbT4i
KTsNCj4gK01PRFVMRV9ERVNDUklQVElPTigiRFJNIERyaXZlciBmb3IgUmF5ZGl1bSBSTTY4MjAw
IE1JUEkgRFNJIHBhbmVsIik7DQo+ICtNT0RVTEVfTElDRU5TRSgiR1BMIHYyIik7DQpfX19fX19f
X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fXwpkcmktZGV2ZWwgbWFpbGlu
ZyBsaXN0CmRyaS1kZXZlbEBsaXN0cy5mcmVlZGVza3RvcC5vcmcKaHR0cHM6Ly9saXN0cy5mcmVl
ZGVza3RvcC5vcmcvbWFpbG1hbi9saXN0aW5mby9kcmktZGV2ZWwK