From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-3.9 required=3.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH, MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id DCDA5C48BD5 for ; Tue, 25 Jun 2019 05:51:58 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id A7DD120659 for ; Tue, 25 Jun 2019 05:51:58 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="Rc2IdmhP" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728838AbfFYFv4 (ORCPT ); Tue, 25 Jun 2019 01:51:56 -0400 Received: from lelv0142.ext.ti.com ([198.47.23.249]:51490 "EHLO lelv0142.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727648AbfFYFv4 (ORCPT ); Tue, 25 Jun 2019 01:51:56 -0400 Received: from lelv0265.itg.ti.com ([10.180.67.224]) by lelv0142.ext.ti.com (8.15.2/8.15.2) with ESMTP id x5P5phWh124656; Tue, 25 Jun 2019 00:51:43 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1561441903; bh=4ydtyfEhKGGW/Ym8YTJs7/FZVjb1PULXWMT5pJO9Yu4=; h=Subject:To:CC:References:From:Date:In-Reply-To; b=Rc2IdmhPIIDtTjoavCEXOQ4rVB8Q//lJVmRKI622FOEg3yDnk6ulQcnscaukByUN8 2wgw2+zQDPKhC60Dmwfuk4I0D1SlC1zZYR+vmMTeMwulMYyQJGlqpbHUnEP2GYpa7q 9XHBYSigMEXUHRQPRiDTG5HBw3HOTGZEJLiElPH8= Received: from DFLE112.ent.ti.com (dfle112.ent.ti.com [10.64.6.33]) by lelv0265.itg.ti.com (8.15.2/8.15.2) with ESMTPS id x5P5phq8066012 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Tue, 25 Jun 2019 00:51:43 -0500 Received: from DFLE109.ent.ti.com (10.64.6.30) by DFLE112.ent.ti.com (10.64.6.33) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1713.5; Tue, 25 Jun 2019 00:51:43 -0500 Received: from lelv0327.itg.ti.com (10.180.67.183) by DFLE109.ent.ti.com (10.64.6.30) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1713.5 via Frontend Transport; Tue, 25 Jun 2019 00:51:42 -0500 Received: from [172.24.190.89] (ileax41-snat.itg.ti.com [10.172.224.153]) by lelv0327.itg.ti.com (8.15.2/8.15.2) with ESMTP id x5P5pcQR064859; Tue, 25 Jun 2019 00:51:39 -0500 Subject: Re: [PATCH v7 1/5] mtd: cfi_cmdset_0002: Add support for polling status register To: Tokunori Ikegami , Boris Brezillon , Marek Vasut , Richard Weinberger , Rob Herring CC: , Sergei Shtylyov , , , Miquel Raynal , Mason Yang , References: <20190620172250.9102-1-vigneshr@ti.com> <20190620172250.9102-2-vigneshr@ti.com> <571484c7-0cf4-6a7d-6d7f-375cfb13ce8b@gmail.com> From: Vignesh Raghavendra Message-ID: Date: Tue, 25 Jun 2019 11:22:24 +0530 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101 Thunderbird/60.7.1 MIME-Version: 1.0 In-Reply-To: <571484c7-0cf4-6a7d-6d7f-375cfb13ce8b@gmail.com> Content-Type: text/plain; charset="utf-8" Content-Language: en-US Content-Transfer-Encoding: 8bit X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi, On 24/06/19 10:16 PM, Tokunori Ikegami wrote: > [...] >>   +/* >> + * Use status register to poll for Erase/write completion when DQ is not >> + * supported. This is indicated by Bit[1:0] of SoftwareFeatures field in >> + * CFI Primary Vendor-Specific Extended Query table 1.5 >> + */ >> +static int cfi_use_status_reg(struct cfi_private *cfi) >> +{ >> +    struct cfi_pri_amdstd *extp = cfi->cmdset_priv; >> + >> +    return extp->MinorVersion >= '5' && >> +        (extp->SoftwareFeatures & 0x3) == 0x1; > > Seems to be better to use defined values instead of 0x3 and 0x1 hard > coded values. > Ok >> +} >> + >> +static void cfi_check_err_status(struct map_info *map, unsigned long >> adr) >> +{ >> +    struct cfi_private *cfi = map->fldrv_priv; >> +    map_word status; >> + >> +    if (!cfi_use_status_reg(cfi)) >> +        return; >> + >> +    cfi_send_gen_cmd(0x70, cfi->addr_unlock1, 0, map, cfi, > > Is it not necessary to set chip->start as the base parameter for > cfi_send_gen_cmd()? > Right now, I am not aware of any flash that supports status registers and are banked (that's when chip->start can be non zero). Therefore I did not think of using chip->start. But anyways, I will fix this up to use chip->start here and elsewhere for next version, assuming there will be such chips in the future. >> +             cfi->device_type, NULL); >> +    status = map_read(map, adr); >> + >> +    if (map_word_bitsset(map, status, CMD(0x3a))) { >> +        unsigned long chipstatus = MERGESTATUS(status); >> + >> +        if (chipstatus & CFI_SR_ESB) >> +            pr_err("%s erase operation failed, status %lx\n", >> +                   map->name, chipstatus); >> +        if (chipstatus & CFI_SR_PSB) >> +            pr_err("%s program operation failed, status %lx\n", >> +                   map->name, chipstatus); >> +        if (chipstatus & CFI_SR_WBASB) >> +            pr_err("%s buffer program command aborted, status %lx\n", >> +                   map->name, chipstatus); >> +        if (chipstatus & CFI_SR_SLSB) >> +            pr_err("%s sector write protected, status %lx\n", >> +                   map->name, chipstatus); >> +    } >> +} >>     /* #define DEBUG_CFI_FEATURES */ >>   @@ -744,8 +796,22 @@ static struct mtd_info *cfi_amdstd_setup(struct >> mtd_info *mtd) >>    */ >>   static int __xipram chip_ready(struct map_info *map, unsigned long >> addr) >>   { >> +    struct cfi_private *cfi = map->fldrv_priv; >>       map_word d, t; >>   +    if (cfi_use_status_reg(cfi)) { >> +        map_word ready = CMD(CFI_SR_DRB); >> +        /* >> +         * For chips that support status register, check device >> +         * ready bit >> +         */ >> +        cfi_send_gen_cmd(0x70, cfi->addr_unlock1, 0, map, cfi, > > Same comment as cfi_check_err_status() about the base address. > >> +                 cfi->device_type, NULL); >> +        d = map_read(map, addr); >> + >> +        return map_word_andequal(map, d, ready, ready); >> +    } >> + >>       d = map_read(map, addr); >>       t = map_read(map, addr); >>   @@ -769,8 +835,27 @@ static int __xipram chip_ready(struct map_info >> *map, unsigned long addr) >>    */ >>   static int __xipram chip_good(struct map_info *map, unsigned long >> addr, map_word expected) >>   { >> +    struct cfi_private *cfi = map->fldrv_priv; >>       map_word oldd, curd; >>   +    if (cfi_use_status_reg(cfi)) { >> +        map_word ready = CMD(CFI_SR_DRB); >> +        map_word err = CMD(CFI_SR_PSB | CFI_SR_ESB); > > Is it not necessary to check CFI_SR_WBASB and CFI_SR_SLSB that are > checked by cfi_check_err_status()? > chip_good() is used to verify whether write or erase operation really succeeded. Looking at Cypress HyperFlash datasheets and app notes on status register polling, its enough to see if CFI_SR_PSB or CFI_SR_PSB is set to know if write or erase failed. Now, the reason for program or erase failure can be known by looking at CFI_SR_WBASB and CFI_SR_SLSB which is done for cfi_check_err_status(). Therefore, I feel, its enough to look for CFI_SR_PSB or CFI_SR_ESB here. Thanks for the review! Regards Vignesh >> +        /* >> +         * For chips that support status register, check device >> +         * ready bit and Erase/Program status bit to know if >> +         * operation succeeded. >> +         */ >> +        cfi_send_gen_cmd(0x70, cfi->addr_unlock1, 0, map, cfi, > > Same as cfi_check_err_status() and chip_ready() about the base address. > >> +                 cfi->device_type, NULL); >> +        curd = map_read(map, addr); >> + >> +        if (map_word_andequal(map, curd, ready, ready)) >> +            return !map_word_bitsset(map, curd, err); >> + >> +        return 0; >> +    } >> + >>       oldd = map_read(map, addr); >>       curd = map_read(map, addr); >>   @@ -1644,6 +1729,7 @@ static int __xipram do_write_oneword(struct >> map_info *map, struct flchip *chip, >>       /* Did we succeed? */ >>       if (!chip_good(map, adr, datum)) { >>           /* reset on all failures. */ >> +        cfi_check_err_status(map, adr); >>           map_write(map, CMD(0xF0), chip->start); >>           /* FIXME - should have reset delay before continuing */ >>   @@ -1901,6 +1987,7 @@ static int __xipram do_write_buffer(struct >> map_info *map, struct flchip *chip, >>        * See e.g. >>        * >> http://www.spansion.com/Support/Application%20Notes/MirrorBit_Write_Buffer_Prog_Page_Buffer_Read_AN.pdf >> >>        */ >> +    cfi_check_err_status(map, adr); >>       cfi_send_gen_cmd(0xAA, cfi->addr_unlock1, chip->start, map, cfi, >>                cfi->device_type, NULL); >>       cfi_send_gen_cmd(0x55, cfi->addr_unlock2, chip->start, map, cfi, >> @@ -2107,6 +2194,7 @@ static int do_panic_write_oneword(struct >> map_info *map, struct flchip *chip, >>         if (!chip_good(map, adr, datum)) { >>           /* reset on all failures. */ >> +        cfi_check_err_status(map, adr); >>           map_write(map, CMD(0xF0), chip->start); >>           /* FIXME - should have reset delay before continuing */ >>   @@ -2316,6 +2404,7 @@ static int __xipram do_erase_chip(struct >> map_info *map, struct flchip *chip) >>       /* Did we succeed? */ >>       if (ret) { >>           /* reset on all failures. */ >> +        cfi_check_err_status(map, adr); >>           map_write(map, CMD(0xF0), chip->start); >>           /* FIXME - should have reset delay before continuing */ >>   @@ -2412,6 +2501,7 @@ static int __xipram do_erase_oneblock(struct >> map_info *map, struct flchip *chip, >>       /* Did we succeed? */ >>       if (ret) { >>           /* reset on all failures. */ >> +        cfi_check_err_status(map, adr); >>           map_write(map, CMD(0xF0), chip->start); >>           /* FIXME - should have reset delay before continuing */ >>   diff --git a/include/linux/mtd/cfi.h b/include/linux/mtd/cfi.h >> index 208c87cf2e3e..b50416169049 100644 >> --- a/include/linux/mtd/cfi.h >> +++ b/include/linux/mtd/cfi.h >> @@ -219,6 +219,11 @@ struct cfi_pri_amdstd { >>       uint8_t  VppMin; >>       uint8_t  VppMax; >>       uint8_t  TopBottom; >> +    /* Below field are added from version 1.5 */ >> +    uint8_t  ProgramSuspend; >> +    uint8_t  UnlockBypass; >> +    uint8_t  SecureSiliconSector; >> +    uint8_t  SoftwareFeatures; >>   } __packed; >>     /* Vendor-Specific PRI for Atmel chips (command set 0x0002) */ -- Regards Vignesh From mboxrd@z Thu Jan 1 00:00:00 1970 From: Vignesh Raghavendra Subject: Re: [PATCH v7 1/5] mtd: cfi_cmdset_0002: Add support for polling status register Date: Tue, 25 Jun 2019 11:22:24 +0530 Message-ID: References: <20190620172250.9102-1-vigneshr@ti.com> <20190620172250.9102-2-vigneshr@ti.com> <571484c7-0cf4-6a7d-6d7f-375cfb13ce8b@gmail.com> Mime-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Return-path: In-Reply-To: <571484c7-0cf4-6a7d-6d7f-375cfb13ce8b@gmail.com> Content-Language: en-US List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-mtd" Errors-To: linux-mtd-bounces+gldm-linux-mtd-36=gmane.org@lists.infradead.org To: Tokunori Ikegami , Boris Brezillon , Marek Vasut , Richard Weinberger , Rob Herring Cc: devicetree@vger.kernel.org, Sergei Shtylyov , linux-kernel@vger.kernel.org, linux-mtd@lists.infradead.org, Miquel Raynal , Mason Yang , linux-arm-kernel@lists.infradead.org List-Id: devicetree@vger.kernel.org SGksCgpPbiAyNC8wNi8xOSAxMDoxNiBQTSwgVG9rdW5vcmkgSWtlZ2FtaSB3cm90ZToKPiAKWy4u Ll0KPj4gwqAgKy8qCj4+ICsgKiBVc2Ugc3RhdHVzIHJlZ2lzdGVyIHRvIHBvbGwgZm9yIEVyYXNl L3dyaXRlIGNvbXBsZXRpb24gd2hlbiBEUSBpcyBub3QKPj4gKyAqIHN1cHBvcnRlZC4gVGhpcyBp cyBpbmRpY2F0ZWQgYnkgQml0WzE6MF0gb2YgU29mdHdhcmVGZWF0dXJlcyBmaWVsZCBpbgo+PiAr ICogQ0ZJIFByaW1hcnkgVmVuZG9yLVNwZWNpZmljIEV4dGVuZGVkIFF1ZXJ5IHRhYmxlIDEuNQo+ PiArICovCj4+ICtzdGF0aWMgaW50IGNmaV91c2Vfc3RhdHVzX3JlZyhzdHJ1Y3QgY2ZpX3ByaXZh dGUgKmNmaSkKPj4gK3sKPj4gK8KgwqDCoCBzdHJ1Y3QgY2ZpX3ByaV9hbWRzdGQgKmV4dHAgPSBj ZmktPmNtZHNldF9wcml2Owo+PiArCj4+ICvCoMKgwqAgcmV0dXJuIGV4dHAtPk1pbm9yVmVyc2lv biA+PSAnNScgJiYKPj4gK8KgwqDCoMKgwqDCoMKgIChleHRwLT5Tb2Z0d2FyZUZlYXR1cmVzICYg MHgzKSA9PSAweDE7Cj4gCj4gU2VlbXMgdG8gYmUgYmV0dGVyIHRvIHVzZSBkZWZpbmVkIHZhbHVl cyBpbnN0ZWFkIG9mIDB4MyBhbmQgMHgxIGhhcmQKPiBjb2RlZCB2YWx1ZXMuCj4gCgpPawoKPj4g K30KPj4gKwo+PiArc3RhdGljIHZvaWQgY2ZpX2NoZWNrX2Vycl9zdGF0dXMoc3RydWN0IG1hcF9p bmZvICptYXAsIHVuc2lnbmVkIGxvbmcKPj4gYWRyKQo+PiArewo+PiArwqDCoMKgIHN0cnVjdCBj ZmlfcHJpdmF0ZSAqY2ZpID0gbWFwLT5mbGRydl9wcml2Owo+PiArwqDCoMKgIG1hcF93b3JkIHN0 YXR1czsKPj4gKwo+PiArwqDCoMKgIGlmICghY2ZpX3VzZV9zdGF0dXNfcmVnKGNmaSkpCj4+ICvC oMKgwqDCoMKgwqDCoCByZXR1cm47Cj4+ICsKPj4gK8KgwqDCoCBjZmlfc2VuZF9nZW5fY21kKDB4 NzAsIGNmaS0+YWRkcl91bmxvY2sxLCAwLCBtYXAsIGNmaSwKPiAKPiBJcyBpdCBub3QgbmVjZXNz YXJ5IHRvIHNldCBjaGlwLT5zdGFydCBhcyB0aGUgYmFzZSBwYXJhbWV0ZXIgZm9yCj4gY2ZpX3Nl bmRfZ2VuX2NtZCgpPwo+IAoKUmlnaHQgbm93LCBJIGFtIG5vdCBhd2FyZSBvZiBhbnkgZmxhc2gg dGhhdCBzdXBwb3J0cyBzdGF0dXMgcmVnaXN0ZXJzCmFuZCBhcmUgYmFua2VkICh0aGF0J3Mgd2hl biAgY2hpcC0+c3RhcnQgY2FuIGJlIG5vbiB6ZXJvKS4gVGhlcmVmb3JlIEkKZGlkIG5vdCB0aGlu ayBvZiB1c2luZyBjaGlwLT5zdGFydC4KQnV0IGFueXdheXMsIEkgd2lsbCBmaXggdGhpcyB1cCB0 byB1c2UgY2hpcC0+c3RhcnQgaGVyZSBhbmQgZWxzZXdoZXJlCmZvciBuZXh0IHZlcnNpb24sIGFz c3VtaW5nIHRoZXJlIHdpbGwgYmUgc3VjaCBjaGlwcyBpbiB0aGUgZnV0dXJlLgoKPj4gK8KgwqDC oMKgwqDCoMKgwqDCoMKgwqDCoCBjZmktPmRldmljZV90eXBlLCBOVUxMKTsKPj4gK8KgwqDCoCBz dGF0dXMgPSBtYXBfcmVhZChtYXAsIGFkcik7Cj4+ICsKPj4gK8KgwqDCoCBpZiAobWFwX3dvcmRf Yml0c3NldChtYXAsIHN0YXR1cywgQ01EKDB4M2EpKSkgewo+PiArwqDCoMKgwqDCoMKgwqAgdW5z aWduZWQgbG9uZyBjaGlwc3RhdHVzID0gTUVSR0VTVEFUVVMoc3RhdHVzKTsKPj4gKwo+PiArwqDC oMKgwqDCoMKgwqAgaWYgKGNoaXBzdGF0dXMgJiBDRklfU1JfRVNCKQo+PiArwqDCoMKgwqDCoMKg wqDCoMKgwqDCoCBwcl9lcnIoIiVzIGVyYXNlIG9wZXJhdGlvbiBmYWlsZWQsIHN0YXR1cyAlbHhc biIsCj4+ICvCoMKgwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgwqAgbWFwLT5uYW1lLCBj aGlwc3RhdHVzKTsKPj4gK8KgwqDCoMKgwqDCoMKgIGlmIChjaGlwc3RhdHVzICYgQ0ZJX1NSX1BT QikKPj4gK8KgwqDCoMKgwqDCoMKgwqDCoMKgwqAgcHJfZXJyKCIlcyBwcm9ncmFtIG9wZXJhdGlv biBmYWlsZWQsIHN0YXR1cyAlbHhcbiIsCj4+ICvCoMKgwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKg wqDCoMKgwqAgbWFwLT5uYW1lLCBjaGlwc3RhdHVzKTsKPj4gK8KgwqDCoMKgwqDCoMKgIGlmIChj aGlwc3RhdHVzICYgQ0ZJX1NSX1dCQVNCKQo+PiArwqDCoMKgwqDCoMKgwqDCoMKgwqDCoCBwcl9l cnIoIiVzIGJ1ZmZlciBwcm9ncmFtIGNvbW1hbmQgYWJvcnRlZCwgc3RhdHVzICVseFxuIiwKPj4g K8KgwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgwqDCoCBtYXAtPm5hbWUsIGNoaXBzdGF0 dXMpOwo+PiArwqDCoMKgwqDCoMKgwqAgaWYgKGNoaXBzdGF0dXMgJiBDRklfU1JfU0xTQikKPj4g K8KgwqDCoMKgwqDCoMKgwqDCoMKgwqAgcHJfZXJyKCIlcyBzZWN0b3Igd3JpdGUgcHJvdGVjdGVk LCBzdGF0dXMgJWx4XG4iLAo+PiArwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKg IG1hcC0+bmFtZSwgY2hpcHN0YXR1cyk7Cj4+ICvCoMKgwqAgfQo+PiArfQo+PiDCoCDCoCAvKiAj ZGVmaW5lIERFQlVHX0NGSV9GRUFUVVJFUyAqLwo+PiDCoCBAQCAtNzQ0LDggKzc5NiwyMiBAQCBz dGF0aWMgc3RydWN0IG10ZF9pbmZvICpjZmlfYW1kc3RkX3NldHVwKHN0cnVjdAo+PiBtdGRfaW5m byAqbXRkKQo+PiDCoMKgICovCj4+IMKgIHN0YXRpYyBpbnQgX194aXByYW0gY2hpcF9yZWFkeShz dHJ1Y3QgbWFwX2luZm8gKm1hcCwgdW5zaWduZWQgbG9uZwo+PiBhZGRyKQo+PiDCoCB7Cj4+ICvC oMKgwqAgc3RydWN0IGNmaV9wcml2YXRlICpjZmkgPSBtYXAtPmZsZHJ2X3ByaXY7Cj4+IMKgwqDC oMKgwqAgbWFwX3dvcmQgZCwgdDsKPj4gwqAgK8KgwqDCoCBpZiAoY2ZpX3VzZV9zdGF0dXNfcmVn KGNmaSkpIHsKPj4gK8KgwqDCoMKgwqDCoMKgIG1hcF93b3JkIHJlYWR5ID0gQ01EKENGSV9TUl9E UkIpOwo+PiArwqDCoMKgwqDCoMKgwqAgLyoKPj4gK8KgwqDCoMKgwqDCoMKgwqAgKiBGb3IgY2hp cHMgdGhhdCBzdXBwb3J0IHN0YXR1cyByZWdpc3RlciwgY2hlY2sgZGV2aWNlCj4+ICvCoMKgwqDC oMKgwqDCoMKgICogcmVhZHkgYml0Cj4+ICvCoMKgwqDCoMKgwqDCoMKgICovCj4+ICvCoMKgwqDC oMKgwqDCoCBjZmlfc2VuZF9nZW5fY21kKDB4NzAsIGNmaS0+YWRkcl91bmxvY2sxLCAwLCBtYXAs IGNmaSwKPiAKPiBTYW1lIGNvbW1lbnQgYXMgY2ZpX2NoZWNrX2Vycl9zdGF0dXMoKSBhYm91dCB0 aGUgYmFzZSBhZGRyZXNzLgo+IAo+PiArwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgwqAg Y2ZpLT5kZXZpY2VfdHlwZSwgTlVMTCk7Cj4+ICvCoMKgwqDCoMKgwqDCoCBkID0gbWFwX3JlYWQo bWFwLCBhZGRyKTsKPj4gKwo+PiArwqDCoMKgwqDCoMKgwqAgcmV0dXJuIG1hcF93b3JkX2FuZGVx dWFsKG1hcCwgZCwgcmVhZHksIHJlYWR5KTsKPj4gK8KgwqDCoCB9Cj4+ICsKPj4gwqDCoMKgwqDC oCBkID0gbWFwX3JlYWQobWFwLCBhZGRyKTsKPj4gwqDCoMKgwqDCoCB0ID0gbWFwX3JlYWQobWFw LCBhZGRyKTsKPj4gwqAgQEAgLTc2OSw4ICs4MzUsMjcgQEAgc3RhdGljIGludCBfX3hpcHJhbSBj aGlwX3JlYWR5KHN0cnVjdCBtYXBfaW5mbwo+PiAqbWFwLCB1bnNpZ25lZCBsb25nIGFkZHIpCj4+ IMKgwqAgKi8KPj4gwqAgc3RhdGljIGludCBfX3hpcHJhbSBjaGlwX2dvb2Qoc3RydWN0IG1hcF9p bmZvICptYXAsIHVuc2lnbmVkIGxvbmcKPj4gYWRkciwgbWFwX3dvcmQgZXhwZWN0ZWQpCj4+IMKg IHsKPj4gK8KgwqDCoCBzdHJ1Y3QgY2ZpX3ByaXZhdGUgKmNmaSA9IG1hcC0+ZmxkcnZfcHJpdjsK Pj4gwqDCoMKgwqDCoCBtYXBfd29yZCBvbGRkLCBjdXJkOwo+PiDCoCArwqDCoMKgIGlmIChjZmlf dXNlX3N0YXR1c19yZWcoY2ZpKSkgewo+PiArwqDCoMKgwqDCoMKgwqAgbWFwX3dvcmQgcmVhZHkg PSBDTUQoQ0ZJX1NSX0RSQik7Cj4+ICvCoMKgwqDCoMKgwqDCoCBtYXBfd29yZCBlcnIgPSBDTUQo Q0ZJX1NSX1BTQiB8IENGSV9TUl9FU0IpOwo+IAo+IElzIGl0IG5vdCBuZWNlc3NhcnkgdG8gY2hl Y2sgQ0ZJX1NSX1dCQVNCIGFuZCBDRklfU1JfU0xTQiB0aGF0IGFyZQo+IGNoZWNrZWQgYnkgY2Zp X2NoZWNrX2Vycl9zdGF0dXMoKT8KPiAKCmNoaXBfZ29vZCgpIGlzIHVzZWQgdG8gdmVyaWZ5IHdo ZXRoZXIgd3JpdGUgb3IgZXJhc2Ugb3BlcmF0aW9uIHJlYWxseQpzdWNjZWVkZWQuIExvb2tpbmcg YXQgQ3lwcmVzcyBIeXBlckZsYXNoIGRhdGFzaGVldHMgYW5kIGFwcCBub3RlcyBvbgpzdGF0dXMg cmVnaXN0ZXIgcG9sbGluZywgaXRzIGVub3VnaCB0byBzZWUgaWYgQ0ZJX1NSX1BTQiBvciBDRklf U1JfUFNCCmlzIHNldCB0byBrbm93IGlmIHdyaXRlIG9yIGVyYXNlIGZhaWxlZC4gTm93LCB0aGUg cmVhc29uIGZvciBwcm9ncmFtIG9yCmVyYXNlIGZhaWx1cmUgY2FuIGJlIGtub3duIGJ5IGxvb2tp bmcgYXQgQ0ZJX1NSX1dCQVNCIGFuZCBDRklfU1JfU0xTQgp3aGljaCBpcyBkb25lIGZvciBjZmlf Y2hlY2tfZXJyX3N0YXR1cygpLgpUaGVyZWZvcmUsIEkgZmVlbCwgaXRzIGVub3VnaCB0byBsb29r IGZvciBDRklfU1JfUFNCIG9yIENGSV9TUl9FU0IgaGVyZS4KClRoYW5rcyBmb3IgdGhlIHJldmll dyEKClJlZ2FyZHMKVmlnbmVzaAoKPj4gK8KgwqDCoMKgwqDCoMKgIC8qCj4+ICvCoMKgwqDCoMKg wqDCoMKgICogRm9yIGNoaXBzIHRoYXQgc3VwcG9ydCBzdGF0dXMgcmVnaXN0ZXIsIGNoZWNrIGRl dmljZQo+PiArwqDCoMKgwqDCoMKgwqDCoCAqIHJlYWR5IGJpdCBhbmQgRXJhc2UvUHJvZ3JhbSBz dGF0dXMgYml0IHRvIGtub3cgaWYKPj4gK8KgwqDCoMKgwqDCoMKgwqAgKiBvcGVyYXRpb24gc3Vj Y2VlZGVkLgo+PiArwqDCoMKgwqDCoMKgwqDCoCAqLwo+PiArwqDCoMKgwqDCoMKgwqAgY2ZpX3Nl bmRfZ2VuX2NtZCgweDcwLCBjZmktPmFkZHJfdW5sb2NrMSwgMCwgbWFwLCBjZmksCj4gCj4gU2Ft ZSBhcyBjZmlfY2hlY2tfZXJyX3N0YXR1cygpIGFuZCBjaGlwX3JlYWR5KCkgYWJvdXQgdGhlIGJh c2UgYWRkcmVzcy4KPiAKPj4gK8KgwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgIGNmaS0+ ZGV2aWNlX3R5cGUsIE5VTEwpOwo+PiArwqDCoMKgwqDCoMKgwqAgY3VyZCA9IG1hcF9yZWFkKG1h cCwgYWRkcik7Cj4+ICsKPj4gK8KgwqDCoMKgwqDCoMKgIGlmIChtYXBfd29yZF9hbmRlcXVhbCht YXAsIGN1cmQsIHJlYWR5LCByZWFkeSkpCj4+ICvCoMKgwqDCoMKgwqDCoMKgwqDCoMKgIHJldHVy biAhbWFwX3dvcmRfYml0c3NldChtYXAsIGN1cmQsIGVycik7Cj4+ICsKPj4gK8KgwqDCoMKgwqDC oMKgIHJldHVybiAwOwo+PiArwqDCoMKgIH0KPj4gKwo+PiDCoMKgwqDCoMKgIG9sZGQgPSBtYXBf cmVhZChtYXAsIGFkZHIpOwo+PiDCoMKgwqDCoMKgIGN1cmQgPSBtYXBfcmVhZChtYXAsIGFkZHIp Owo+PiDCoCBAQCAtMTY0NCw2ICsxNzI5LDcgQEAgc3RhdGljIGludCBfX3hpcHJhbSBkb193cml0 ZV9vbmV3b3JkKHN0cnVjdAo+PiBtYXBfaW5mbyAqbWFwLCBzdHJ1Y3QgZmxjaGlwICpjaGlwLAo+ PiDCoMKgwqDCoMKgIC8qIERpZCB3ZSBzdWNjZWVkPyAqLwo+PiDCoMKgwqDCoMKgIGlmICghY2hp cF9nb29kKG1hcCwgYWRyLCBkYXR1bSkpIHsKPj4gwqDCoMKgwqDCoMKgwqDCoMKgIC8qIHJlc2V0 IG9uIGFsbCBmYWlsdXJlcy4gKi8KPj4gK8KgwqDCoMKgwqDCoMKgIGNmaV9jaGVja19lcnJfc3Rh dHVzKG1hcCwgYWRyKTsKPj4gwqDCoMKgwqDCoMKgwqDCoMKgIG1hcF93cml0ZShtYXAsIENNRCgw eEYwKSwgY2hpcC0+c3RhcnQpOwo+PiDCoMKgwqDCoMKgwqDCoMKgwqAgLyogRklYTUUgLSBzaG91 bGQgaGF2ZSByZXNldCBkZWxheSBiZWZvcmUgY29udGludWluZyAqLwo+PiDCoCBAQCAtMTkwMSw2 ICsxOTg3LDcgQEAgc3RhdGljIGludCBfX3hpcHJhbSBkb193cml0ZV9idWZmZXIoc3RydWN0Cj4+ IG1hcF9pbmZvICptYXAsIHN0cnVjdCBmbGNoaXAgKmNoaXAsCj4+IMKgwqDCoMKgwqDCoCAqIFNl ZSBlLmcuCj4+IMKgwqDCoMKgwqDCoCAqCj4+IGh0dHA6Ly93d3cuc3BhbnNpb24uY29tL1N1cHBv cnQvQXBwbGljYXRpb24lMjBOb3Rlcy9NaXJyb3JCaXRfV3JpdGVfQnVmZmVyX1Byb2dfUGFnZV9C dWZmZXJfUmVhZF9BTi5wZGYKPj4KPj4gwqDCoMKgwqDCoMKgICovCj4+ICvCoMKgwqAgY2ZpX2No ZWNrX2Vycl9zdGF0dXMobWFwLCBhZHIpOwo+PiDCoMKgwqDCoMKgIGNmaV9zZW5kX2dlbl9jbWQo MHhBQSwgY2ZpLT5hZGRyX3VubG9jazEsIGNoaXAtPnN0YXJ0LCBtYXAsIGNmaSwKPj4gwqDCoMKg wqDCoMKgwqDCoMKgwqDCoMKgwqDCoCBjZmktPmRldmljZV90eXBlLCBOVUxMKTsKPj4gwqDCoMKg wqDCoCBjZmlfc2VuZF9nZW5fY21kKDB4NTUsIGNmaS0+YWRkcl91bmxvY2syLCBjaGlwLT5zdGFy dCwgbWFwLCBjZmksCj4+IEBAIC0yMTA3LDYgKzIxOTQsNyBAQCBzdGF0aWMgaW50IGRvX3Bhbmlj X3dyaXRlX29uZXdvcmQoc3RydWN0Cj4+IG1hcF9pbmZvICptYXAsIHN0cnVjdCBmbGNoaXAgKmNo aXAsCj4+IMKgIMKgwqDCoMKgwqAgaWYgKCFjaGlwX2dvb2QobWFwLCBhZHIsIGRhdHVtKSkgewo+ PiDCoMKgwqDCoMKgwqDCoMKgwqAgLyogcmVzZXQgb24gYWxsIGZhaWx1cmVzLiAqLwo+PiArwqDC oMKgwqDCoMKgwqAgY2ZpX2NoZWNrX2Vycl9zdGF0dXMobWFwLCBhZHIpOwo+PiDCoMKgwqDCoMKg wqDCoMKgwqAgbWFwX3dyaXRlKG1hcCwgQ01EKDB4RjApLCBjaGlwLT5zdGFydCk7Cj4+IMKgwqDC oMKgwqDCoMKgwqDCoCAvKiBGSVhNRSAtIHNob3VsZCBoYXZlIHJlc2V0IGRlbGF5IGJlZm9yZSBj b250aW51aW5nICovCj4+IMKgIEBAIC0yMzE2LDYgKzI0MDQsNyBAQCBzdGF0aWMgaW50IF9feGlw cmFtIGRvX2VyYXNlX2NoaXAoc3RydWN0Cj4+IG1hcF9pbmZvICptYXAsIHN0cnVjdCBmbGNoaXAg KmNoaXApCj4+IMKgwqDCoMKgwqAgLyogRGlkIHdlIHN1Y2NlZWQ/ICovCj4+IMKgwqDCoMKgwqAg aWYgKHJldCkgewo+PiDCoMKgwqDCoMKgwqDCoMKgwqAgLyogcmVzZXQgb24gYWxsIGZhaWx1cmVz LiAqLwo+PiArwqDCoMKgwqDCoMKgwqAgY2ZpX2NoZWNrX2Vycl9zdGF0dXMobWFwLCBhZHIpOwo+ PiDCoMKgwqDCoMKgwqDCoMKgwqAgbWFwX3dyaXRlKG1hcCwgQ01EKDB4RjApLCBjaGlwLT5zdGFy dCk7Cj4+IMKgwqDCoMKgwqDCoMKgwqDCoCAvKiBGSVhNRSAtIHNob3VsZCBoYXZlIHJlc2V0IGRl bGF5IGJlZm9yZSBjb250aW51aW5nICovCj4+IMKgIEBAIC0yNDEyLDYgKzI1MDEsNyBAQCBzdGF0 aWMgaW50IF9feGlwcmFtIGRvX2VyYXNlX29uZWJsb2NrKHN0cnVjdAo+PiBtYXBfaW5mbyAqbWFw LCBzdHJ1Y3QgZmxjaGlwICpjaGlwLAo+PiDCoMKgwqDCoMKgIC8qIERpZCB3ZSBzdWNjZWVkPyAq Lwo+PiDCoMKgwqDCoMKgIGlmIChyZXQpIHsKPj4gwqDCoMKgwqDCoMKgwqDCoMKgIC8qIHJlc2V0 IG9uIGFsbCBmYWlsdXJlcy4gKi8KPj4gK8KgwqDCoMKgwqDCoMKgIGNmaV9jaGVja19lcnJfc3Rh dHVzKG1hcCwgYWRyKTsKPj4gwqDCoMKgwqDCoMKgwqDCoMKgIG1hcF93cml0ZShtYXAsIENNRCgw eEYwKSwgY2hpcC0+c3RhcnQpOwo+PiDCoMKgwqDCoMKgwqDCoMKgwqAgLyogRklYTUUgLSBzaG91 bGQgaGF2ZSByZXNldCBkZWxheSBiZWZvcmUgY29udGludWluZyAqLwo+PiDCoCBkaWZmIC0tZ2l0 IGEvaW5jbHVkZS9saW51eC9tdGQvY2ZpLmggYi9pbmNsdWRlL2xpbnV4L210ZC9jZmkuaAo+PiBp bmRleCAyMDhjODdjZjJlM2UuLmI1MDQxNjE2OTA0OSAxMDA2NDQKPj4gLS0tIGEvaW5jbHVkZS9s aW51eC9tdGQvY2ZpLmgKPj4gKysrIGIvaW5jbHVkZS9saW51eC9tdGQvY2ZpLmgKPj4gQEAgLTIx OSw2ICsyMTksMTEgQEAgc3RydWN0IGNmaV9wcmlfYW1kc3RkIHsKPj4gwqDCoMKgwqDCoCB1aW50 OF90wqAgVnBwTWluOwo+PiDCoMKgwqDCoMKgIHVpbnQ4X3TCoCBWcHBNYXg7Cj4+IMKgwqDCoMKg wqAgdWludDhfdMKgIFRvcEJvdHRvbTsKPj4gK8KgwqDCoCAvKiBCZWxvdyBmaWVsZCBhcmUgYWRk ZWQgZnJvbSB2ZXJzaW9uIDEuNSAqLwo+PiArwqDCoMKgIHVpbnQ4X3TCoCBQcm9ncmFtU3VzcGVu ZDsKPj4gK8KgwqDCoCB1aW50OF90wqAgVW5sb2NrQnlwYXNzOwo+PiArwqDCoMKgIHVpbnQ4X3TC oCBTZWN1cmVTaWxpY29uU2VjdG9yOwo+PiArwqDCoMKgIHVpbnQ4X3TCoCBTb2Z0d2FyZUZlYXR1 cmVzOwo+PiDCoCB9IF9fcGFja2VkOwo+PiDCoCDCoCAvKiBWZW5kb3ItU3BlY2lmaWMgUFJJIGZv ciBBdG1lbCBjaGlwcyAoY29tbWFuZCBzZXQgMHgwMDAyKSAqLwoKLS0gClJlZ2FyZHMKVmlnbmVz aAoKX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19f CkxpbnV4IE1URCBkaXNjdXNzaW9uIG1haWxpbmcgbGlzdApodHRwOi8vbGlzdHMuaW5mcmFkZWFk Lm9yZy9tYWlsbWFuL2xpc3RpbmZvL2xpbnV4LW10ZC8K From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-3.8 required=3.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id BA889C48BD4 for ; Tue, 25 Jun 2019 05:52:14 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 8E3B32085A for ; Tue, 25 Jun 2019 05:52:14 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="DztewZk9"; dkim=fail reason="signature verification failed" (1024-bit key) header.d=ti.com header.i=@ti.com header.b="Rc2IdmhP" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 8E3B32085A Authentication-Results: mail.kernel.org; dmarc=fail (p=quarantine dis=none) header.from=ti.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+infradead-linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20170209; h=Sender: Content-Transfer-Encoding:Content-Type:Cc:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:In-Reply-To:MIME-Version:Date: Message-ID:From:References:To:Subject:Reply-To:Content-ID:Content-Description :Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=rgUQMg+KlH9vpKnGY5YbnUOc5W9lC5pVYWD0XtCw4wA=; b=DztewZk9VoqdiP SJVDFk/o+ARC6rD/3i71/hCiRUq45IVXClSW2AETegQyck5/afyuob6Mb0rUu52wMfYoWC9Vwov/l RIecDXMYrJautVcm42vuEQx9jK+Na3blQkasBHBh+qlSv+5jVCJ+d9kvaS03+uWYVRRDIOnvjKFDb cP9nMuzQ+WEmjFqXDeACqhxmK1HHbFtzin/17pFimiuSbBWP+EiiP0hAnYx5zTaREb3WlLPDcFoYX 6f/DwMMxtSc4MrZSlgaM19tUlgqi1q99o76yOhVkAlf+8j91CkDjhuQacdC6/OLM2LbJGsE3Nj81v 3h/cYmG0FZBHDyc11BFA==; Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.92 #3 (Red Hat Linux)) id 1hfeNG-00022z-CE; Tue, 25 Jun 2019 05:52:10 +0000 Received: from lelv0142.ext.ti.com ([198.47.23.249]) by bombadil.infradead.org with esmtps (Exim 4.92 #3 (Red Hat Linux)) id 1hfeMt-0001pZ-Qu; Tue, 25 Jun 2019 05:51:49 +0000 Received: from lelv0265.itg.ti.com ([10.180.67.224]) by lelv0142.ext.ti.com (8.15.2/8.15.2) with ESMTP id x5P5phWh124656; Tue, 25 Jun 2019 00:51:43 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1561441903; bh=4ydtyfEhKGGW/Ym8YTJs7/FZVjb1PULXWMT5pJO9Yu4=; h=Subject:To:CC:References:From:Date:In-Reply-To; b=Rc2IdmhPIIDtTjoavCEXOQ4rVB8Q//lJVmRKI622FOEg3yDnk6ulQcnscaukByUN8 2wgw2+zQDPKhC60Dmwfuk4I0D1SlC1zZYR+vmMTeMwulMYyQJGlqpbHUnEP2GYpa7q 9XHBYSigMEXUHRQPRiDTG5HBw3HOTGZEJLiElPH8= Received: from DFLE112.ent.ti.com (dfle112.ent.ti.com [10.64.6.33]) by lelv0265.itg.ti.com (8.15.2/8.15.2) with ESMTPS id x5P5phq8066012 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Tue, 25 Jun 2019 00:51:43 -0500 Received: from DFLE109.ent.ti.com (10.64.6.30) by DFLE112.ent.ti.com (10.64.6.33) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1713.5; Tue, 25 Jun 2019 00:51:43 -0500 Received: from lelv0327.itg.ti.com (10.180.67.183) by DFLE109.ent.ti.com (10.64.6.30) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1713.5 via Frontend Transport; Tue, 25 Jun 2019 00:51:42 -0500 Received: from [172.24.190.89] (ileax41-snat.itg.ti.com [10.172.224.153]) by lelv0327.itg.ti.com (8.15.2/8.15.2) with ESMTP id x5P5pcQR064859; Tue, 25 Jun 2019 00:51:39 -0500 Subject: Re: [PATCH v7 1/5] mtd: cfi_cmdset_0002: Add support for polling status register To: Tokunori Ikegami , Boris Brezillon , Marek Vasut , Richard Weinberger , Rob Herring References: <20190620172250.9102-1-vigneshr@ti.com> <20190620172250.9102-2-vigneshr@ti.com> <571484c7-0cf4-6a7d-6d7f-375cfb13ce8b@gmail.com> From: Vignesh Raghavendra Message-ID: Date: Tue, 25 Jun 2019 11:22:24 +0530 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101 Thunderbird/60.7.1 MIME-Version: 1.0 In-Reply-To: <571484c7-0cf4-6a7d-6d7f-375cfb13ce8b@gmail.com> Content-Language: en-US X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20190624_225147_966038_DF237DD1 X-CRM114-Status: GOOD ( 23.54 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: devicetree@vger.kernel.org, Sergei Shtylyov , linux-kernel@vger.kernel.org, linux-mtd@lists.infradead.org, Miquel Raynal , Mason Yang , linux-arm-kernel@lists.infradead.org Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+infradead-linux-arm-kernel=archiver.kernel.org@lists.infradead.org SGksCgpPbiAyNC8wNi8xOSAxMDoxNiBQTSwgVG9rdW5vcmkgSWtlZ2FtaSB3cm90ZToKPiAKWy4u Ll0KPj4gwqAgKy8qCj4+ICsgKiBVc2Ugc3RhdHVzIHJlZ2lzdGVyIHRvIHBvbGwgZm9yIEVyYXNl L3dyaXRlIGNvbXBsZXRpb24gd2hlbiBEUSBpcyBub3QKPj4gKyAqIHN1cHBvcnRlZC4gVGhpcyBp cyBpbmRpY2F0ZWQgYnkgQml0WzE6MF0gb2YgU29mdHdhcmVGZWF0dXJlcyBmaWVsZCBpbgo+PiAr ICogQ0ZJIFByaW1hcnkgVmVuZG9yLVNwZWNpZmljIEV4dGVuZGVkIFF1ZXJ5IHRhYmxlIDEuNQo+ PiArICovCj4+ICtzdGF0aWMgaW50IGNmaV91c2Vfc3RhdHVzX3JlZyhzdHJ1Y3QgY2ZpX3ByaXZh dGUgKmNmaSkKPj4gK3sKPj4gK8KgwqDCoCBzdHJ1Y3QgY2ZpX3ByaV9hbWRzdGQgKmV4dHAgPSBj ZmktPmNtZHNldF9wcml2Owo+PiArCj4+ICvCoMKgwqAgcmV0dXJuIGV4dHAtPk1pbm9yVmVyc2lv biA+PSAnNScgJiYKPj4gK8KgwqDCoMKgwqDCoMKgIChleHRwLT5Tb2Z0d2FyZUZlYXR1cmVzICYg MHgzKSA9PSAweDE7Cj4gCj4gU2VlbXMgdG8gYmUgYmV0dGVyIHRvIHVzZSBkZWZpbmVkIHZhbHVl cyBpbnN0ZWFkIG9mIDB4MyBhbmQgMHgxIGhhcmQKPiBjb2RlZCB2YWx1ZXMuCj4gCgpPawoKPj4g K30KPj4gKwo+PiArc3RhdGljIHZvaWQgY2ZpX2NoZWNrX2Vycl9zdGF0dXMoc3RydWN0IG1hcF9p bmZvICptYXAsIHVuc2lnbmVkIGxvbmcKPj4gYWRyKQo+PiArewo+PiArwqDCoMKgIHN0cnVjdCBj ZmlfcHJpdmF0ZSAqY2ZpID0gbWFwLT5mbGRydl9wcml2Owo+PiArwqDCoMKgIG1hcF93b3JkIHN0 YXR1czsKPj4gKwo+PiArwqDCoMKgIGlmICghY2ZpX3VzZV9zdGF0dXNfcmVnKGNmaSkpCj4+ICvC oMKgwqDCoMKgwqDCoCByZXR1cm47Cj4+ICsKPj4gK8KgwqDCoCBjZmlfc2VuZF9nZW5fY21kKDB4 NzAsIGNmaS0+YWRkcl91bmxvY2sxLCAwLCBtYXAsIGNmaSwKPiAKPiBJcyBpdCBub3QgbmVjZXNz YXJ5IHRvIHNldCBjaGlwLT5zdGFydCBhcyB0aGUgYmFzZSBwYXJhbWV0ZXIgZm9yCj4gY2ZpX3Nl bmRfZ2VuX2NtZCgpPwo+IAoKUmlnaHQgbm93LCBJIGFtIG5vdCBhd2FyZSBvZiBhbnkgZmxhc2gg dGhhdCBzdXBwb3J0cyBzdGF0dXMgcmVnaXN0ZXJzCmFuZCBhcmUgYmFua2VkICh0aGF0J3Mgd2hl biAgY2hpcC0+c3RhcnQgY2FuIGJlIG5vbiB6ZXJvKS4gVGhlcmVmb3JlIEkKZGlkIG5vdCB0aGlu ayBvZiB1c2luZyBjaGlwLT5zdGFydC4KQnV0IGFueXdheXMsIEkgd2lsbCBmaXggdGhpcyB1cCB0 byB1c2UgY2hpcC0+c3RhcnQgaGVyZSBhbmQgZWxzZXdoZXJlCmZvciBuZXh0IHZlcnNpb24sIGFz c3VtaW5nIHRoZXJlIHdpbGwgYmUgc3VjaCBjaGlwcyBpbiB0aGUgZnV0dXJlLgoKPj4gK8KgwqDC oMKgwqDCoMKgwqDCoMKgwqDCoCBjZmktPmRldmljZV90eXBlLCBOVUxMKTsKPj4gK8KgwqDCoCBz dGF0dXMgPSBtYXBfcmVhZChtYXAsIGFkcik7Cj4+ICsKPj4gK8KgwqDCoCBpZiAobWFwX3dvcmRf Yml0c3NldChtYXAsIHN0YXR1cywgQ01EKDB4M2EpKSkgewo+PiArwqDCoMKgwqDCoMKgwqAgdW5z aWduZWQgbG9uZyBjaGlwc3RhdHVzID0gTUVSR0VTVEFUVVMoc3RhdHVzKTsKPj4gKwo+PiArwqDC oMKgwqDCoMKgwqAgaWYgKGNoaXBzdGF0dXMgJiBDRklfU1JfRVNCKQo+PiArwqDCoMKgwqDCoMKg wqDCoMKgwqDCoCBwcl9lcnIoIiVzIGVyYXNlIG9wZXJhdGlvbiBmYWlsZWQsIHN0YXR1cyAlbHhc biIsCj4+ICvCoMKgwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgwqAgbWFwLT5uYW1lLCBj aGlwc3RhdHVzKTsKPj4gK8KgwqDCoMKgwqDCoMKgIGlmIChjaGlwc3RhdHVzICYgQ0ZJX1NSX1BT QikKPj4gK8KgwqDCoMKgwqDCoMKgwqDCoMKgwqAgcHJfZXJyKCIlcyBwcm9ncmFtIG9wZXJhdGlv biBmYWlsZWQsIHN0YXR1cyAlbHhcbiIsCj4+ICvCoMKgwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKg wqDCoMKgwqAgbWFwLT5uYW1lLCBjaGlwc3RhdHVzKTsKPj4gK8KgwqDCoMKgwqDCoMKgIGlmIChj aGlwc3RhdHVzICYgQ0ZJX1NSX1dCQVNCKQo+PiArwqDCoMKgwqDCoMKgwqDCoMKgwqDCoCBwcl9l cnIoIiVzIGJ1ZmZlciBwcm9ncmFtIGNvbW1hbmQgYWJvcnRlZCwgc3RhdHVzICVseFxuIiwKPj4g K8KgwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgwqDCoCBtYXAtPm5hbWUsIGNoaXBzdGF0 dXMpOwo+PiArwqDCoMKgwqDCoMKgwqAgaWYgKGNoaXBzdGF0dXMgJiBDRklfU1JfU0xTQikKPj4g K8KgwqDCoMKgwqDCoMKgwqDCoMKgwqAgcHJfZXJyKCIlcyBzZWN0b3Igd3JpdGUgcHJvdGVjdGVk LCBzdGF0dXMgJWx4XG4iLAo+PiArwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKg IG1hcC0+bmFtZSwgY2hpcHN0YXR1cyk7Cj4+ICvCoMKgwqAgfQo+PiArfQo+PiDCoCDCoCAvKiAj ZGVmaW5lIERFQlVHX0NGSV9GRUFUVVJFUyAqLwo+PiDCoCBAQCAtNzQ0LDggKzc5NiwyMiBAQCBz dGF0aWMgc3RydWN0IG10ZF9pbmZvICpjZmlfYW1kc3RkX3NldHVwKHN0cnVjdAo+PiBtdGRfaW5m byAqbXRkKQo+PiDCoMKgICovCj4+IMKgIHN0YXRpYyBpbnQgX194aXByYW0gY2hpcF9yZWFkeShz dHJ1Y3QgbWFwX2luZm8gKm1hcCwgdW5zaWduZWQgbG9uZwo+PiBhZGRyKQo+PiDCoCB7Cj4+ICvC oMKgwqAgc3RydWN0IGNmaV9wcml2YXRlICpjZmkgPSBtYXAtPmZsZHJ2X3ByaXY7Cj4+IMKgwqDC oMKgwqAgbWFwX3dvcmQgZCwgdDsKPj4gwqAgK8KgwqDCoCBpZiAoY2ZpX3VzZV9zdGF0dXNfcmVn KGNmaSkpIHsKPj4gK8KgwqDCoMKgwqDCoMKgIG1hcF93b3JkIHJlYWR5ID0gQ01EKENGSV9TUl9E UkIpOwo+PiArwqDCoMKgwqDCoMKgwqAgLyoKPj4gK8KgwqDCoMKgwqDCoMKgwqAgKiBGb3IgY2hp cHMgdGhhdCBzdXBwb3J0IHN0YXR1cyByZWdpc3RlciwgY2hlY2sgZGV2aWNlCj4+ICvCoMKgwqDC oMKgwqDCoMKgICogcmVhZHkgYml0Cj4+ICvCoMKgwqDCoMKgwqDCoMKgICovCj4+ICvCoMKgwqDC oMKgwqDCoCBjZmlfc2VuZF9nZW5fY21kKDB4NzAsIGNmaS0+YWRkcl91bmxvY2sxLCAwLCBtYXAs IGNmaSwKPiAKPiBTYW1lIGNvbW1lbnQgYXMgY2ZpX2NoZWNrX2Vycl9zdGF0dXMoKSBhYm91dCB0 aGUgYmFzZSBhZGRyZXNzLgo+IAo+PiArwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgwqAg Y2ZpLT5kZXZpY2VfdHlwZSwgTlVMTCk7Cj4+ICvCoMKgwqDCoMKgwqDCoCBkID0gbWFwX3JlYWQo bWFwLCBhZGRyKTsKPj4gKwo+PiArwqDCoMKgwqDCoMKgwqAgcmV0dXJuIG1hcF93b3JkX2FuZGVx dWFsKG1hcCwgZCwgcmVhZHksIHJlYWR5KTsKPj4gK8KgwqDCoCB9Cj4+ICsKPj4gwqDCoMKgwqDC oCBkID0gbWFwX3JlYWQobWFwLCBhZGRyKTsKPj4gwqDCoMKgwqDCoCB0ID0gbWFwX3JlYWQobWFw LCBhZGRyKTsKPj4gwqAgQEAgLTc2OSw4ICs4MzUsMjcgQEAgc3RhdGljIGludCBfX3hpcHJhbSBj aGlwX3JlYWR5KHN0cnVjdCBtYXBfaW5mbwo+PiAqbWFwLCB1bnNpZ25lZCBsb25nIGFkZHIpCj4+ IMKgwqAgKi8KPj4gwqAgc3RhdGljIGludCBfX3hpcHJhbSBjaGlwX2dvb2Qoc3RydWN0IG1hcF9p bmZvICptYXAsIHVuc2lnbmVkIGxvbmcKPj4gYWRkciwgbWFwX3dvcmQgZXhwZWN0ZWQpCj4+IMKg IHsKPj4gK8KgwqDCoCBzdHJ1Y3QgY2ZpX3ByaXZhdGUgKmNmaSA9IG1hcC0+ZmxkcnZfcHJpdjsK Pj4gwqDCoMKgwqDCoCBtYXBfd29yZCBvbGRkLCBjdXJkOwo+PiDCoCArwqDCoMKgIGlmIChjZmlf dXNlX3N0YXR1c19yZWcoY2ZpKSkgewo+PiArwqDCoMKgwqDCoMKgwqAgbWFwX3dvcmQgcmVhZHkg PSBDTUQoQ0ZJX1NSX0RSQik7Cj4+ICvCoMKgwqDCoMKgwqDCoCBtYXBfd29yZCBlcnIgPSBDTUQo Q0ZJX1NSX1BTQiB8IENGSV9TUl9FU0IpOwo+IAo+IElzIGl0IG5vdCBuZWNlc3NhcnkgdG8gY2hl Y2sgQ0ZJX1NSX1dCQVNCIGFuZCBDRklfU1JfU0xTQiB0aGF0IGFyZQo+IGNoZWNrZWQgYnkgY2Zp X2NoZWNrX2Vycl9zdGF0dXMoKT8KPiAKCmNoaXBfZ29vZCgpIGlzIHVzZWQgdG8gdmVyaWZ5IHdo ZXRoZXIgd3JpdGUgb3IgZXJhc2Ugb3BlcmF0aW9uIHJlYWxseQpzdWNjZWVkZWQuIExvb2tpbmcg YXQgQ3lwcmVzcyBIeXBlckZsYXNoIGRhdGFzaGVldHMgYW5kIGFwcCBub3RlcyBvbgpzdGF0dXMg cmVnaXN0ZXIgcG9sbGluZywgaXRzIGVub3VnaCB0byBzZWUgaWYgQ0ZJX1NSX1BTQiBvciBDRklf U1JfUFNCCmlzIHNldCB0byBrbm93IGlmIHdyaXRlIG9yIGVyYXNlIGZhaWxlZC4gTm93LCB0aGUg cmVhc29uIGZvciBwcm9ncmFtIG9yCmVyYXNlIGZhaWx1cmUgY2FuIGJlIGtub3duIGJ5IGxvb2tp bmcgYXQgQ0ZJX1NSX1dCQVNCIGFuZCBDRklfU1JfU0xTQgp3aGljaCBpcyBkb25lIGZvciBjZmlf Y2hlY2tfZXJyX3N0YXR1cygpLgpUaGVyZWZvcmUsIEkgZmVlbCwgaXRzIGVub3VnaCB0byBsb29r IGZvciBDRklfU1JfUFNCIG9yIENGSV9TUl9FU0IgaGVyZS4KClRoYW5rcyBmb3IgdGhlIHJldmll dyEKClJlZ2FyZHMKVmlnbmVzaAoKPj4gK8KgwqDCoMKgwqDCoMKgIC8qCj4+ICvCoMKgwqDCoMKg wqDCoMKgICogRm9yIGNoaXBzIHRoYXQgc3VwcG9ydCBzdGF0dXMgcmVnaXN0ZXIsIGNoZWNrIGRl dmljZQo+PiArwqDCoMKgwqDCoMKgwqDCoCAqIHJlYWR5IGJpdCBhbmQgRXJhc2UvUHJvZ3JhbSBz dGF0dXMgYml0IHRvIGtub3cgaWYKPj4gK8KgwqDCoMKgwqDCoMKgwqAgKiBvcGVyYXRpb24gc3Vj Y2VlZGVkLgo+PiArwqDCoMKgwqDCoMKgwqDCoCAqLwo+PiArwqDCoMKgwqDCoMKgwqAgY2ZpX3Nl bmRfZ2VuX2NtZCgweDcwLCBjZmktPmFkZHJfdW5sb2NrMSwgMCwgbWFwLCBjZmksCj4gCj4gU2Ft ZSBhcyBjZmlfY2hlY2tfZXJyX3N0YXR1cygpIGFuZCBjaGlwX3JlYWR5KCkgYWJvdXQgdGhlIGJh c2UgYWRkcmVzcy4KPiAKPj4gK8KgwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgIGNmaS0+ ZGV2aWNlX3R5cGUsIE5VTEwpOwo+PiArwqDCoMKgwqDCoMKgwqAgY3VyZCA9IG1hcF9yZWFkKG1h cCwgYWRkcik7Cj4+ICsKPj4gK8KgwqDCoMKgwqDCoMKgIGlmIChtYXBfd29yZF9hbmRlcXVhbCht YXAsIGN1cmQsIHJlYWR5LCByZWFkeSkpCj4+ICvCoMKgwqDCoMKgwqDCoMKgwqDCoMKgIHJldHVy biAhbWFwX3dvcmRfYml0c3NldChtYXAsIGN1cmQsIGVycik7Cj4+ICsKPj4gK8KgwqDCoMKgwqDC oMKgIHJldHVybiAwOwo+PiArwqDCoMKgIH0KPj4gKwo+PiDCoMKgwqDCoMKgIG9sZGQgPSBtYXBf cmVhZChtYXAsIGFkZHIpOwo+PiDCoMKgwqDCoMKgIGN1cmQgPSBtYXBfcmVhZChtYXAsIGFkZHIp Owo+PiDCoCBAQCAtMTY0NCw2ICsxNzI5LDcgQEAgc3RhdGljIGludCBfX3hpcHJhbSBkb193cml0 ZV9vbmV3b3JkKHN0cnVjdAo+PiBtYXBfaW5mbyAqbWFwLCBzdHJ1Y3QgZmxjaGlwICpjaGlwLAo+ PiDCoMKgwqDCoMKgIC8qIERpZCB3ZSBzdWNjZWVkPyAqLwo+PiDCoMKgwqDCoMKgIGlmICghY2hp cF9nb29kKG1hcCwgYWRyLCBkYXR1bSkpIHsKPj4gwqDCoMKgwqDCoMKgwqDCoMKgIC8qIHJlc2V0 IG9uIGFsbCBmYWlsdXJlcy4gKi8KPj4gK8KgwqDCoMKgwqDCoMKgIGNmaV9jaGVja19lcnJfc3Rh dHVzKG1hcCwgYWRyKTsKPj4gwqDCoMKgwqDCoMKgwqDCoMKgIG1hcF93cml0ZShtYXAsIENNRCgw eEYwKSwgY2hpcC0+c3RhcnQpOwo+PiDCoMKgwqDCoMKgwqDCoMKgwqAgLyogRklYTUUgLSBzaG91 bGQgaGF2ZSByZXNldCBkZWxheSBiZWZvcmUgY29udGludWluZyAqLwo+PiDCoCBAQCAtMTkwMSw2 ICsxOTg3LDcgQEAgc3RhdGljIGludCBfX3hpcHJhbSBkb193cml0ZV9idWZmZXIoc3RydWN0Cj4+ IG1hcF9pbmZvICptYXAsIHN0cnVjdCBmbGNoaXAgKmNoaXAsCj4+IMKgwqDCoMKgwqDCoCAqIFNl ZSBlLmcuCj4+IMKgwqDCoMKgwqDCoCAqCj4+IGh0dHA6Ly93d3cuc3BhbnNpb24uY29tL1N1cHBv cnQvQXBwbGljYXRpb24lMjBOb3Rlcy9NaXJyb3JCaXRfV3JpdGVfQnVmZmVyX1Byb2dfUGFnZV9C dWZmZXJfUmVhZF9BTi5wZGYKPj4KPj4gwqDCoMKgwqDCoMKgICovCj4+ICvCoMKgwqAgY2ZpX2No ZWNrX2Vycl9zdGF0dXMobWFwLCBhZHIpOwo+PiDCoMKgwqDCoMKgIGNmaV9zZW5kX2dlbl9jbWQo MHhBQSwgY2ZpLT5hZGRyX3VubG9jazEsIGNoaXAtPnN0YXJ0LCBtYXAsIGNmaSwKPj4gwqDCoMKg wqDCoMKgwqDCoMKgwqDCoMKgwqDCoCBjZmktPmRldmljZV90eXBlLCBOVUxMKTsKPj4gwqDCoMKg wqDCoCBjZmlfc2VuZF9nZW5fY21kKDB4NTUsIGNmaS0+YWRkcl91bmxvY2syLCBjaGlwLT5zdGFy dCwgbWFwLCBjZmksCj4+IEBAIC0yMTA3LDYgKzIxOTQsNyBAQCBzdGF0aWMgaW50IGRvX3Bhbmlj X3dyaXRlX29uZXdvcmQoc3RydWN0Cj4+IG1hcF9pbmZvICptYXAsIHN0cnVjdCBmbGNoaXAgKmNo aXAsCj4+IMKgIMKgwqDCoMKgwqAgaWYgKCFjaGlwX2dvb2QobWFwLCBhZHIsIGRhdHVtKSkgewo+ PiDCoMKgwqDCoMKgwqDCoMKgwqAgLyogcmVzZXQgb24gYWxsIGZhaWx1cmVzLiAqLwo+PiArwqDC oMKgwqDCoMKgwqAgY2ZpX2NoZWNrX2Vycl9zdGF0dXMobWFwLCBhZHIpOwo+PiDCoMKgwqDCoMKg wqDCoMKgwqAgbWFwX3dyaXRlKG1hcCwgQ01EKDB4RjApLCBjaGlwLT5zdGFydCk7Cj4+IMKgwqDC oMKgwqDCoMKgwqDCoCAvKiBGSVhNRSAtIHNob3VsZCBoYXZlIHJlc2V0IGRlbGF5IGJlZm9yZSBj b250aW51aW5nICovCj4+IMKgIEBAIC0yMzE2LDYgKzI0MDQsNyBAQCBzdGF0aWMgaW50IF9feGlw cmFtIGRvX2VyYXNlX2NoaXAoc3RydWN0Cj4+IG1hcF9pbmZvICptYXAsIHN0cnVjdCBmbGNoaXAg KmNoaXApCj4+IMKgwqDCoMKgwqAgLyogRGlkIHdlIHN1Y2NlZWQ/ICovCj4+IMKgwqDCoMKgwqAg aWYgKHJldCkgewo+PiDCoMKgwqDCoMKgwqDCoMKgwqAgLyogcmVzZXQgb24gYWxsIGZhaWx1cmVz LiAqLwo+PiArwqDCoMKgwqDCoMKgwqAgY2ZpX2NoZWNrX2Vycl9zdGF0dXMobWFwLCBhZHIpOwo+ PiDCoMKgwqDCoMKgwqDCoMKgwqAgbWFwX3dyaXRlKG1hcCwgQ01EKDB4RjApLCBjaGlwLT5zdGFy dCk7Cj4+IMKgwqDCoMKgwqDCoMKgwqDCoCAvKiBGSVhNRSAtIHNob3VsZCBoYXZlIHJlc2V0IGRl bGF5IGJlZm9yZSBjb250aW51aW5nICovCj4+IMKgIEBAIC0yNDEyLDYgKzI1MDEsNyBAQCBzdGF0 aWMgaW50IF9feGlwcmFtIGRvX2VyYXNlX29uZWJsb2NrKHN0cnVjdAo+PiBtYXBfaW5mbyAqbWFw LCBzdHJ1Y3QgZmxjaGlwICpjaGlwLAo+PiDCoMKgwqDCoMKgIC8qIERpZCB3ZSBzdWNjZWVkPyAq Lwo+PiDCoMKgwqDCoMKgIGlmIChyZXQpIHsKPj4gwqDCoMKgwqDCoMKgwqDCoMKgIC8qIHJlc2V0 IG9uIGFsbCBmYWlsdXJlcy4gKi8KPj4gK8KgwqDCoMKgwqDCoMKgIGNmaV9jaGVja19lcnJfc3Rh dHVzKG1hcCwgYWRyKTsKPj4gwqDCoMKgwqDCoMKgwqDCoMKgIG1hcF93cml0ZShtYXAsIENNRCgw eEYwKSwgY2hpcC0+c3RhcnQpOwo+PiDCoMKgwqDCoMKgwqDCoMKgwqAgLyogRklYTUUgLSBzaG91 bGQgaGF2ZSByZXNldCBkZWxheSBiZWZvcmUgY29udGludWluZyAqLwo+PiDCoCBkaWZmIC0tZ2l0 IGEvaW5jbHVkZS9saW51eC9tdGQvY2ZpLmggYi9pbmNsdWRlL2xpbnV4L210ZC9jZmkuaAo+PiBp bmRleCAyMDhjODdjZjJlM2UuLmI1MDQxNjE2OTA0OSAxMDA2NDQKPj4gLS0tIGEvaW5jbHVkZS9s aW51eC9tdGQvY2ZpLmgKPj4gKysrIGIvaW5jbHVkZS9saW51eC9tdGQvY2ZpLmgKPj4gQEAgLTIx OSw2ICsyMTksMTEgQEAgc3RydWN0IGNmaV9wcmlfYW1kc3RkIHsKPj4gwqDCoMKgwqDCoCB1aW50 OF90wqAgVnBwTWluOwo+PiDCoMKgwqDCoMKgIHVpbnQ4X3TCoCBWcHBNYXg7Cj4+IMKgwqDCoMKg wqAgdWludDhfdMKgIFRvcEJvdHRvbTsKPj4gK8KgwqDCoCAvKiBCZWxvdyBmaWVsZCBhcmUgYWRk ZWQgZnJvbSB2ZXJzaW9uIDEuNSAqLwo+PiArwqDCoMKgIHVpbnQ4X3TCoCBQcm9ncmFtU3VzcGVu ZDsKPj4gK8KgwqDCoCB1aW50OF90wqAgVW5sb2NrQnlwYXNzOwo+PiArwqDCoMKgIHVpbnQ4X3TC oCBTZWN1cmVTaWxpY29uU2VjdG9yOwo+PiArwqDCoMKgIHVpbnQ4X3TCoCBTb2Z0d2FyZUZlYXR1 cmVzOwo+PiDCoCB9IF9fcGFja2VkOwo+PiDCoCDCoCAvKiBWZW5kb3ItU3BlY2lmaWMgUFJJIGZv ciBBdG1lbCBjaGlwcyAoY29tbWFuZCBzZXQgMHgwMDAyKSAqLwoKLS0gClJlZ2FyZHMKVmlnbmVz aAoKX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX18KbGludXgt YXJtLWtlcm5lbCBtYWlsaW5nIGxpc3QKbGludXgtYXJtLWtlcm5lbEBsaXN0cy5pbmZyYWRlYWQu b3JnCmh0dHA6Ly9saXN0cy5pbmZyYWRlYWQub3JnL21haWxtYW4vbGlzdGluZm8vbGludXgtYXJt LWtlcm5lbAo=