From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 572C9C4332F for ; Tue, 7 Dec 2021 06:55:59 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230473AbhLGG71 (ORCPT ); Tue, 7 Dec 2021 01:59:27 -0500 Received: from alexa-out.qualcomm.com ([129.46.98.28]:9121 "EHLO alexa-out.qualcomm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230408AbhLGG7Z (ORCPT ); Tue, 7 Dec 2021 01:59:25 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; i=@quicinc.com; q=dns/txt; s=qcdkim; t=1638860155; x=1670396155; h=from:to:cc:subject:date:message-id:mime-version: content-transfer-encoding; bh=Hw5/fl4H4hS/t1bzX51Dg+OL3noIpZEYWp8tNLWbjwU=; b=QI8sVxhSwDadXd/u5khXoMIyXE0n0lb/mE6500mym/G9sLUO+TYG7SRb en7G1o3mE4YdjzStr/KmNwP+5LHWenBkg9oUEsc/Hc5xbTtani9Qt4Vhf K2qNZDy4schUoJDZIHZikCvzBMesYvXCocy+Ziud5dQUmBZ+T9aEJsX/l w=; Received: from ironmsg09-lv.qualcomm.com ([10.47.202.153]) by alexa-out.qualcomm.com with ESMTP; 06 Dec 2021 22:55:55 -0800 X-QCInternal: smtphost Received: from nasanex01c.na.qualcomm.com ([10.47.97.222]) by ironmsg09-lv.qualcomm.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 06 Dec 2021 22:55:54 -0800 Received: from nalasex01a.na.qualcomm.com (10.47.209.196) by nasanex01c.na.qualcomm.com (10.47.97.222) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.922.19; Mon, 6 Dec 2021 22:55:14 -0800 Received: from blr-ubuntu-311.qualcomm.com (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.922.19; Mon, 6 Dec 2021 22:55:10 -0800 From: Sai Prakash Ranjan To: Will Deacon , Catalin Marinas , Marc Zyngier , Arnd Bergmann , Steven Rostedt CC: gregkh , , , , , Sai Prakash Ranjan Subject: [PATCHv6 0/5] tracing/rwmmio/arm64: Add support to trace register reads/writes Date: Tue, 7 Dec 2021 12:24:44 +0530 Message-ID: X-Mailer: git-send-email 2.33.1 MIME-Version: 1.0 Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: 8bit X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nalasex01a.na.qualcomm.com (10.47.209.196) Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org Generic MMIO read/write i.e., __raw_{read,write}{b,l,w,q} accessors are typically used to read/write from/to memory mapped registers and can cause hangs or some undefined behaviour in following cases, * If the access to the register space is unclocked, for example: if there is an access to multimedia(MM) block registers without MM clocks. * If the register space is protected and not set to be accessible from non-secure world, for example: only EL3 (EL: Exception level) access is allowed and any EL2/EL1 access is forbidden. * If xPU(memory/register protection units) is controlling access to certain memory/register space for specific clients. and more... Such cases usually results in instant reboot/SErrors/NOC or interconnect hangs and tracing these register accesses can be very helpful to debug such issues during initial development stages and also in later stages. So use ftrace trace events to log such MMIO register accesses which provides rich feature set such as early enablement of trace events, filtering capability, dumping ftrace logs on console and many more. Sample output: rwmmio_write: __qcom_geni_serial_console_write+0x160/0x1e0 width=32 val=0xa0d5d addr=0xfffffbfffdbff700 rwmmio_post_write: __qcom_geni_serial_console_write+0x160/0x1e0 width=32 val=0xa0d5d addr=0xfffffbfffdbff700 rwmmio_read: qcom_geni_serial_poll_bit+0x94/0x138 width=32 addr=0xfffffbfffdbff610 rwmmio_post_read: qcom_geni_serial_poll_bit+0x94/0x138 width=32 val=0x0 addr=0xfffffbfffdbff610 This series is a follow-up for the series [1] and a recent series [2] making use of both. [1] https://lore.kernel.org/lkml/cover.1536430404.git.saiprakash.ranjan@codeaurora.org/ [2] https://lore.kernel.org/lkml/1604631386-178312-1-git-send-email-psodagud@codeaurora.org/ Note in previous v4 version, Arnd suggested to benchmark and compare size with callback based implementation, please see [3] for more details on that with brief comparison below. **Inline version with CONFIG_FTRACE=y and CONFIG_TRACE_MMIO_ACCESS=y** $ size vmlinux text data bss dec hex filename 23884219 14284468 532568 38701255 24e88c7 vmlinux **Callback version with CONFIG_FTRACE=y and CONFIG_TRACE_MMIO_ACCESS=y** $ size vmlinux text data bss dec hex filename 24108179 14279596 532568 38920343 251e097 vmlinux $ ./scripts/bloat-o-meter inline-vmlinux callback-vmlinux add/remove: 8/3 grow/shrink: 4889/89 up/down: 242244/-11564 (230680) Total: Before=25812612, After=26043292, chg +0.89% [3] https://lore.kernel.org/lkml/466449a1-36da-aaa9-7e4f-477f36b52c9e@quicinc.com/ Changes in v6: * Implemented suggestions by Arnd Bergmann: - Use arch independent IO barriers in arm64/asm - Add ARCH_HAVE_TRACE_MMIO_ACCESS - Add post read and post write logging support - Remove tracepoint_active check * Fix build error reported by kernel test robot. Changes in v5: * Move arm64 to use asm-generic provided high level MMIO accessors (Arnd). * Add inline logging for MMIO relaxed and non-relaxed accessors. * Move nVHE KVM comment to makefile (Marc). * Fix overflow warning due to switch to inline accessors instead of macro. * Modify trace event field to include caller and parent details for more detailed logs. Changes in v4: * Drop dynamic debug based filter support since that will be developed later with the help from Steven (Ftrace maintainer). * Drop value passed to writel as it is causing hangs when tracing is enabled. * Code cleanup for trace event as suggested by Steven for earlier version. * Fixed some build errors reported by 0-day bot. Changes in v3: * Create a generic mmio header for instrumented version (Earlier suggested in [1] by Will Deacon and recently [2] by Greg to have a generic version first). * Add dynamic debug support to filter out traces which can be very useful for targeted debugging specific to subsystems or drivers. * Few modifications to the rwmmio trace event fields to include the mmio width and print addresses in hex. * Rewrote commit msg to explain some more about usecases. Prasad Sodagudi (1): tracing: Add register read/write tracing support Sai Prakash Ranjan (4): arm64: io: Use asm-generic high level MMIO accessors irqchip/tegra: Fix overflow implicit truncation warnings drm/meson: Fix overflow implicit truncation warnings asm-generic/io: Add logging support for MMIO accessors arch/Kconfig | 3 + arch/arm64/Kconfig | 1 + arch/arm64/include/asm/io.h | 41 +++-------- arch/arm64/kvm/hyp/nvhe/Makefile | 7 +- drivers/gpu/drm/meson/meson_viu.c | 22 +++--- drivers/irqchip/irq-tegra.c | 10 +-- include/asm-generic/io.h | 81 +++++++++++++++++++-- include/trace/events/rwmmio.h | 112 ++++++++++++++++++++++++++++++ kernel/trace/Kconfig | 7 ++ kernel/trace/Makefile | 1 + kernel/trace/trace_readwrite.c | 47 +++++++++++++ 11 files changed, 278 insertions(+), 54 deletions(-) create mode 100644 include/trace/events/rwmmio.h create mode 100644 kernel/trace/trace_readwrite.c -- 2.33.1 From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id B43D1C433EF for ; Tue, 7 Dec 2021 06:58:06 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:Message-ID:Date:Subject:CC :To:From:Reply-To:Content-ID:Content-Description:Resent-Date:Resent-From: Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:In-Reply-To:References: List-Owner; bh=QFxYuG4LdN1igh3b1nk/iwC9gOX5akwbFUPJmRFnfjQ=; b=KO/w5PibjeiwFx N7XeI4AIOoSZ+ECvvTB+luzBl4HsLh6wO1e7ue6uL7Lah79dQR+Xd/CDNyZFj2A3gdQ/cGy9bkwGq 0Iql4aFNomF7B61HnHNBU2M3b2CN3+tTlxPxxKQKBjRtesvlKx0qOP2R6DqU0VS4Iu55zJKsvoJ5L jyo/7RlO407FRh6gmGLOEQsyuxFQmYpTShbwpdPg0luKUsBrfrCDhHlrpqaOl3MemLsdlVhivrl/G gNxRgGr5ocFGFdFZKa3OOifbQedKr5teS0Vt/F/yKUwxC3p2/fvtEKMY8XYgCXspzS/r+6FJaPe5R X0JjeDQ0bm7u/qWMp5AQ==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1muUP2-00783w-2P; Tue, 07 Dec 2021 06:56:40 +0000 Received: from alexa-out.qualcomm.com ([129.46.98.28]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1muUOK-0077sk-TH for linux-arm-kernel@lists.infradead.org; Tue, 07 Dec 2021 06:55:58 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; i=@quicinc.com; q=dns/txt; s=qcdkim; t=1638860157; x=1670396157; h=from:to:cc:subject:date:message-id:mime-version: content-transfer-encoding; bh=Hw5/fl4H4hS/t1bzX51Dg+OL3noIpZEYWp8tNLWbjwU=; b=yj705QaWCG4i443dt5O1hOM0m6WIfAieCsUbMNNrTNAEObmhFBh3XzsW xeY7JFzq7F8N3i7s4vFj7UGN0axFhkUkDJSxVVdERXMasr+IFmuGS6yF1 os0LnwPZPxBmv16gejKUBlD8YNG0QDvZdo9fi2QXkW/qsLGPB/doYgyu6 o=; Received: from ironmsg09-lv.qualcomm.com ([10.47.202.153]) by alexa-out.qualcomm.com with ESMTP; 06 Dec 2021 22:55:55 -0800 X-QCInternal: smtphost Received: from nasanex01c.na.qualcomm.com ([10.47.97.222]) by ironmsg09-lv.qualcomm.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 06 Dec 2021 22:55:54 -0800 Received: from nalasex01a.na.qualcomm.com (10.47.209.196) by nasanex01c.na.qualcomm.com (10.47.97.222) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.922.19; Mon, 6 Dec 2021 22:55:14 -0800 Received: from blr-ubuntu-311.qualcomm.com (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.922.19; Mon, 6 Dec 2021 22:55:10 -0800 From: Sai Prakash Ranjan To: Will Deacon , Catalin Marinas , Marc Zyngier , Arnd Bergmann , Steven Rostedt CC: gregkh , , , , , Sai Prakash Ranjan Subject: [PATCHv6 0/5] tracing/rwmmio/arm64: Add support to trace register reads/writes Date: Tue, 7 Dec 2021 12:24:44 +0530 Message-ID: X-Mailer: git-send-email 2.33.1 MIME-Version: 1.0 X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nalasex01a.na.qualcomm.com (10.47.209.196) X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20211206_225557_043612_7BC75E0D X-CRM114-Status: GOOD ( 17.62 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Generic MMIO read/write i.e., __raw_{read,write}{b,l,w,q} accessors are typically used to read/write from/to memory mapped registers and can cause hangs or some undefined behaviour in following cases, * If the access to the register space is unclocked, for example: if there is an access to multimedia(MM) block registers without MM clocks. * If the register space is protected and not set to be accessible from non-secure world, for example: only EL3 (EL: Exception level) access is allowed and any EL2/EL1 access is forbidden. * If xPU(memory/register protection units) is controlling access to certain memory/register space for specific clients. and more... Such cases usually results in instant reboot/SErrors/NOC or interconnect hangs and tracing these register accesses can be very helpful to debug such issues during initial development stages and also in later stages. So use ftrace trace events to log such MMIO register accesses which provides rich feature set such as early enablement of trace events, filtering capability, dumping ftrace logs on console and many more. Sample output: rwmmio_write: __qcom_geni_serial_console_write+0x160/0x1e0 width=32 val=0xa0d5d addr=0xfffffbfffdbff700 rwmmio_post_write: __qcom_geni_serial_console_write+0x160/0x1e0 width=32 val=0xa0d5d addr=0xfffffbfffdbff700 rwmmio_read: qcom_geni_serial_poll_bit+0x94/0x138 width=32 addr=0xfffffbfffdbff610 rwmmio_post_read: qcom_geni_serial_poll_bit+0x94/0x138 width=32 val=0x0 addr=0xfffffbfffdbff610 This series is a follow-up for the series [1] and a recent series [2] making use of both. [1] https://lore.kernel.org/lkml/cover.1536430404.git.saiprakash.ranjan@codeaurora.org/ [2] https://lore.kernel.org/lkml/1604631386-178312-1-git-send-email-psodagud@codeaurora.org/ Note in previous v4 version, Arnd suggested to benchmark and compare size with callback based implementation, please see [3] for more details on that with brief comparison below. **Inline version with CONFIG_FTRACE=y and CONFIG_TRACE_MMIO_ACCESS=y** $ size vmlinux text data bss dec hex filename 23884219 14284468 532568 38701255 24e88c7 vmlinux **Callback version with CONFIG_FTRACE=y and CONFIG_TRACE_MMIO_ACCESS=y** $ size vmlinux text data bss dec hex filename 24108179 14279596 532568 38920343 251e097 vmlinux $ ./scripts/bloat-o-meter inline-vmlinux callback-vmlinux add/remove: 8/3 grow/shrink: 4889/89 up/down: 242244/-11564 (230680) Total: Before=25812612, After=26043292, chg +0.89% [3] https://lore.kernel.org/lkml/466449a1-36da-aaa9-7e4f-477f36b52c9e@quicinc.com/ Changes in v6: * Implemented suggestions by Arnd Bergmann: - Use arch independent IO barriers in arm64/asm - Add ARCH_HAVE_TRACE_MMIO_ACCESS - Add post read and post write logging support - Remove tracepoint_active check * Fix build error reported by kernel test robot. Changes in v5: * Move arm64 to use asm-generic provided high level MMIO accessors (Arnd). * Add inline logging for MMIO relaxed and non-relaxed accessors. * Move nVHE KVM comment to makefile (Marc). * Fix overflow warning due to switch to inline accessors instead of macro. * Modify trace event field to include caller and parent details for more detailed logs. Changes in v4: * Drop dynamic debug based filter support since that will be developed later with the help from Steven (Ftrace maintainer). * Drop value passed to writel as it is causing hangs when tracing is enabled. * Code cleanup for trace event as suggested by Steven for earlier version. * Fixed some build errors reported by 0-day bot. Changes in v3: * Create a generic mmio header for instrumented version (Earlier suggested in [1] by Will Deacon and recently [2] by Greg to have a generic version first). * Add dynamic debug support to filter out traces which can be very useful for targeted debugging specific to subsystems or drivers. * Few modifications to the rwmmio trace event fields to include the mmio width and print addresses in hex. * Rewrote commit msg to explain some more about usecases. Prasad Sodagudi (1): tracing: Add register read/write tracing support Sai Prakash Ranjan (4): arm64: io: Use asm-generic high level MMIO accessors irqchip/tegra: Fix overflow implicit truncation warnings drm/meson: Fix overflow implicit truncation warnings asm-generic/io: Add logging support for MMIO accessors arch/Kconfig | 3 + arch/arm64/Kconfig | 1 + arch/arm64/include/asm/io.h | 41 +++-------- arch/arm64/kvm/hyp/nvhe/Makefile | 7 +- drivers/gpu/drm/meson/meson_viu.c | 22 +++--- drivers/irqchip/irq-tegra.c | 10 +-- include/asm-generic/io.h | 81 +++++++++++++++++++-- include/trace/events/rwmmio.h | 112 ++++++++++++++++++++++++++++++ kernel/trace/Kconfig | 7 ++ kernel/trace/Makefile | 1 + kernel/trace/trace_readwrite.c | 47 +++++++++++++ 11 files changed, 278 insertions(+), 54 deletions(-) create mode 100644 include/trace/events/rwmmio.h create mode 100644 kernel/trace/trace_readwrite.c -- 2.33.1 _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel