From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-10.3 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, MSGID_FROM_MTA_HEADER,NICE_REPLY_A,SPF_HELO_NONE,SPF_PASS,USER_AGENT_SANE_1 autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 9D056C07E96 for ; Thu, 15 Jul 2021 03:30:12 +0000 (UTC) Received: from phobos.denx.de (phobos.denx.de [85.214.62.61]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 8751860200 for ; Thu, 15 Jul 2021 03:30:11 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 8751860200 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=oss.nxp.com Authentication-Results: mail.kernel.org; spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de Received: from h2850616.stratoserver.net (localhost [IPv6:::1]) by phobos.denx.de (Postfix) with ESMTP id 5A0F882952; Thu, 15 Jul 2021 05:30:08 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=none (p=none dis=none) header.from=oss.nxp.com Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de Authentication-Results: phobos.denx.de; dkim=pass (1024-bit key; unprotected) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b="SqfUpR1L"; dkim-atps=neutral Received: by phobos.denx.de (Postfix, from userid 109) id 2BE4182952; Thu, 15 Jul 2021 05:30:06 +0200 (CEST) Received: from EUR02-VE1-obe.outbound.protection.outlook.com (mail-ve1eur02on0613.outbound.protection.outlook.com [IPv6:2a01:111:f400:fe06::613]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by phobos.denx.de (Postfix) with ESMTPS id 3C0A4829E7 for ; Thu, 15 Jul 2021 05:29:59 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=none (p=none dis=none) header.from=oss.nxp.com Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=peng.fan@oss.nxp.com ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=A56DSYgcpjpMONJKj6sOqLMRiVaGIiEurxrxD6TcZe/RhRQTn3N/+JItwcJx8G6rLAeyRVVELzdjdDR1HCkICsCUPYckKSurClmjL12tFQgYU8Jcs25znXDJPNwdqEBbRbXKKin+oN/095jTDYRBYfAiX927BkKJZvvmEgonkqjG6wUhP+s2LuYsAm4oRJwZt7RU3R38xLunh1ydr1WdjnKnLQ+46MT+voRM3SEh8bIr3gmflgNiluoVt3jslR9nGg1F6oeC6PmNRt/xCngCqGiMPvzdkteZDIvrpnhsk//EDjwkjumpNQKrnP2dtWD/UqqxuvMQcBR3TRe6QnXfrA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=s7u4jfew22j6+3GyV9cikp3HvIwQxd+udbdIpfNpnE8=; b=FDj812hPDvd647hkqkfCSlSmKz3oZKXR1rDjM+YixOJmIbfATzY9Czl5M+bI2Vev0FUf8jUag5igfErvzDZOe/plHS5DLHPqFD42AG3LzwR/0G8igJMPu2MqDZZwSXYOb4lFDAekLJI/9zx0n9/AVnJI9H5i9OSx89+vCSo9TvHG6SKmu7g/MaUyO6KbYVDrHuwlK3vCrvUqHWbRsft8BKNAuoTB4GDzTGcHRmUy0KGu4rovftfnu4tXuul1fSWqboPhCk28v77wFlkFL0SEL2Xmqhr1p2yAzo7ZaFI4Kbo3Y18cmde/Dqqw8nuGj4M1FPiCwjCEyDhCnIZ/ICL1Lw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector2-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=s7u4jfew22j6+3GyV9cikp3HvIwQxd+udbdIpfNpnE8=; b=SqfUpR1LOOJcYv/+MC71uRQReAVw0/rwbfGDv19AKRaufppspvSFop37BuZbC3r5//dUek3/+Qg4CAwpHq2XY4zJEqosMKrRH05xtAFxzuZiEyCWSawikM0oQs61LAWVSSfCZMYxt72DFLp4BaRE4we9unW+3V9uFfSYoljgmHU= Authentication-Results: nxp.com; dkim=none (message not signed) header.d=none;nxp.com; dmarc=none action=none header.from=oss.nxp.com; Received: from DB6PR0402MB2760.eurprd04.prod.outlook.com (2603:10a6:4:a1::14) by DB6PR0401MB2535.eurprd04.prod.outlook.com (2603:10a6:4:34::16) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4331.21; Thu, 15 Jul 2021 03:29:56 +0000 Received: from DB6PR0402MB2760.eurprd04.prod.outlook.com ([fe80::c445:d742:eb76:86dd]) by DB6PR0402MB2760.eurprd04.prod.outlook.com ([fe80::c445:d742:eb76:86dd%9]) with mapi id 15.20.4308.027; Thu, 15 Jul 2021 03:29:56 +0000 Subject: Re: [PATCH V2 00/46] imx: add i.MX8ULP support From: "Peng Fan (OSS)" To: "sbabic@denx.de" , "festevam@gmail.com" Cc: dl-uboot-imx , "u-boot@lists.denx.de" , Peng Fan References: <20210629023240.22394-1-peng.fan@oss.nxp.com> Message-ID: Date: Thu, 15 Jul 2021 11:29:48 +0800 User-Agent: Mozilla/5.0 (Windows NT 10.0; Win64; x64; rv:78.0) Gecko/20100101 Thunderbird/78.10.2 In-Reply-To: <20210629023240.22394-1-peng.fan@oss.nxp.com> Content-Type: text/plain; charset=utf-8; format=flowed Content-Language: en-US Content-Transfer-Encoding: 7bit X-ClientProxiedBy: SG2PR03CA0145.apcprd03.prod.outlook.com (2603:1096:4:c8::18) To DB6PR0402MB2760.eurprd04.prod.outlook.com (2603:10a6:4:a1::14) MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 Received: from [10.193.102.48] (119.31.174.71) by SG2PR03CA0145.apcprd03.prod.outlook.com (2603:1096:4:c8::18) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4352.8 via Frontend Transport; Thu, 15 Jul 2021 03:29:54 +0000 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: ba53fe51-3c59-446c-29f8-08d94740d11f X-MS-TrafficTypeDiagnostic: DB6PR0401MB2535: X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-MS-Exchange-Transport-Forked: True X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:6108; X-MS-Exchange-SenderADCheck: 1 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: 1dhEU7ODTlzmNhgrlSnBLfehe56KAZP91pJ+4DTWMs0cAPQf10DybveFb3fgVcCYZ+nvPwMAY1t5Fmgyugzc1wbUpb8SkbM3I/mIxx5LkeTxcVyWXcuJ/eNM98qxEW+5Jfd6q0nFZgiSP5wd7MFT7Y7J1HHHGNY0uSNCwgtE8isxMIBcJujE0vWspHkEIlxEGgUDcVueX9ZvfUbCiUagxeA042o732iSElx6TJbnj3cPAoiea7W0eOencgaQXe9uZqq8Bx2KmY7WiJKoizZ4NOuL3MEm/r3dEjrZXI7unbqUNvfQODdWWS3+GJ8YjJjFNOke67RNrhGeA0BoRPz2xXKsiUzroOjkSEldqCRMoQjQEs2yWyUKeOZ6B34xKqPOxMtIXc+OhMtHl3t2qMVHQ+mBoIq2kvgZGZNdLuUH/mL3j41QUwbwBXHxAWHvONt4s1Ztnf66Jj8PZa2RWXRZo4anAo+Y5SDu2wgmplTM+bCNioa1/7YDzDqFEtt+QUO2mO9AWm0B6Iig+tmU4GBUXVJH+QZTod5ONxDriFTBrucmXlTk3YvuKVI2dZvhIjDS8PR1wzcmXmcnKaJkyYA3FKhJRj1yPq8qZb0lpjkxNpQ5mO+yHFsNCo3jLs7zVzmj796v1hIpdhueW6S7ta3LaSASoWJxJ9g8ryuFcO+DLzBNLA3aIhYMEG+zY137j4l6THIIgUu7yDc1PxQw/rQsHr/zBnpwIclcQ1hATk3iMR4v+M89v9RFELHq+hpIyLBxlahN3s5SyAvau9VJSALXnw== X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:DB6PR0402MB2760.eurprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(4636009)(39850400004)(376002)(396003)(346002)(366004)(136003)(478600001)(4326008)(31686004)(6666004)(8676002)(8936002)(83380400001)(38100700002)(38350700002)(31696002)(316002)(54906003)(2616005)(66476007)(2906002)(956004)(52116002)(66946007)(53546011)(186003)(16576012)(66556008)(86362001)(5660300002)(26005)(110136005)(6486002)(43740500002)(45980500001); DIR:OUT; SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?M282TjVPNjh3WEVlSmFiNkVOaE9nVDBOaEFiTGtRdDl3RlpqR282ZDRrdlBx?= =?utf-8?B?S2JJTFIrc2hWWExoOE1YeENTbDFqbUhlRkx6aHJqSHpaQ1pUSTlUcUNQdmJJ?= =?utf-8?B?cXhUUUlpbHVtSENCYzJYeGtnTi8vV1Rwd2pDVVlDUEwyWC82eGlPUTYzVGhB?= =?utf-8?B?OXM4bHh6bDJ1WVNPdGxxVWpnRktFZVY3NFVlT2ovamY0dFMycmNRU1cxMUlu?= =?utf-8?B?dmh0cGlFR3BYWDVHLzB0clpvTXNpamtOK0QrN0VZM2k3eEFsMUU3U1FsY3pS?= =?utf-8?B?aXpMTVlzVU9hNEM3VHd3RktwVWpJYnNzQUhRMXJXMDF0eW1DSVhGZVB3eW00?= =?utf-8?B?c1NVT1U0dHhlc0pFOU1rdE1mK3JzYW5pUjVwL3YvcTltOVQ5dGt5L1RYL3d5?= =?utf-8?B?RjFPSVh0UHpRNjNMak8yQ0FPL3NJaVNjdlg2NGErZTFvd0JkNTRDT0o2bnhM?= =?utf-8?B?RlFjVk1PK2pLR0piVlgzMnl6VktyMTk0L09CTVdpeFBLdEM4SGdldit2SE9L?= =?utf-8?B?VFlDcHhnMFR2UnYyTjBrU1JTUEM3WHlYTTZwa1dpaUdZUFptQ1RPL0ZmdzV4?= =?utf-8?B?dXdxR0dLMkthRjQrU0tQS2tGd2xpTGZEZWNxZlFvRTY0R243N3ZWRWx5VHJ0?= =?utf-8?B?aFhHM284QXo0NlFRZ3MvbGRZVFJrMVhESkZlQytqL1YyS1psM0lvV1VBMnd3?= =?utf-8?B?V3krTFR3UkRzWmU2alBkRzNrdXBaUEd5U3FnaDZYdjM2QUdaTDA2RDd5NEt1?= =?utf-8?B?encwWE51cDFFcThJbmVKZ0h4VXpadEVpZ2poeTNPMWx2dVNadG1hL21VWjNX?= =?utf-8?B?UFVaOWFHdGdEeUszeE9hWm9vVTZBT0wrbFdROFErcTdWbE05NU5HaklzVWdG?= =?utf-8?B?TEtjdGFNYTVSNnhCbnRZdUVwRGZxakZKT1YzNGhUQTMxcWtRNlBRMytab0Fp?= =?utf-8?B?blJvWkFHMTRiMjBkN0N3Y2R1NHpaVzA1ZjVNMXNwRWJGZTE4dW5FNFVnOW1j?= =?utf-8?B?Z3hIdnk2ZzRpMHBKRitZYnp2NWxlNjlJZGQzUDA1SEdqZm5qMTNFdnhiNUdI?= =?utf-8?B?TkpZTCsraHdKS2xJR2tDNUFabzFKTUNtdG1WN05PRXYxRjhjYmFYY2RpSU01?= =?utf-8?B?b1dGb3g5NGE4eXV0Z0VLNWtuVnljc3JoRVUrUmdTL0IrcUxPQVY1aDVTRkdD?= =?utf-8?B?TkNHeitCOVdYWFhCS1ZqNE5SZ2VuWlJWRkFPOVBRbHFRRXdzU1hNeHpFcnlZ?= =?utf-8?B?a1BzRENhMmpIZmFLRzdBejVWZi9ITmZnV1l2SGhKVUdTMzFFMFg4TGpkd0JX?= =?utf-8?B?T3R3OStmUnVSVndNT00xQXJubmtBZVRkcTZEV25Zam5kZFNCRnVlUnFzY3Bu?= =?utf-8?B?Z2xpN0FuY3FMaGRzY09qUFNHR2RlV0I0WURvUnh0VE1QcXd4WmRzaXBrMzRy?= =?utf-8?B?Y3R2VHVnQmIzc0R2VDByWkI2UmhHRi9DcEdaelVkVFRvbys2L0xTc0tkYmIw?= =?utf-8?B?M0VmdnhoTktZOTZrbXpKaE13N2tjSmVxeDI5eXlHNnFNUW5tVkxSeE8wRzJi?= =?utf-8?B?RG1iNThZUjN2Z0xsbitQc0pQSGIxa0VVeENoSEtOUTcvS3N5SGx3d2pscjFT?= =?utf-8?B?YW9pbUpUMy8vTnp4UmNldTd2bE1jZ2M2MDJKdzBYaUppdjRwcVBMSlgwM2pQ?= =?utf-8?B?aCtYTlk3cXhRSUd1OWNsaGhXeFlqUGtWcmUwdGF1QjNKTkdSUFc0ZlBORFFo?= =?utf-8?Q?Lh7X5R1jUTWXg7FFMf01ncIuxwCjbXOockvI7hB?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: ba53fe51-3c59-446c-29f8-08d94740d11f X-MS-Exchange-CrossTenant-AuthSource: DB6PR0402MB2760.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 15 Jul 2021 03:29:56.4004 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: OoaVJuMkVoG8F7md7mGW2Za9arFtBq6PLndFUQXhuY63CGtHtctHf5hrr0T/WGxml+rch3aAu7KGTOtp/cN8ZA== X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB6PR0401MB2535 X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.34 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" X-Virus-Scanned: clamav-milter 0.103.2 at phobos.denx.de X-Virus-Status: Clean All, If no objection to this patchset, I'll send a PR to Stefano's repo in Friday this week. We will come out more update in rc[x] Thanks, Peng. On 2021/6/29 10:31, Peng Fan (OSS) wrote: > From: Peng Fan > > V2: > Rebased and test on new revision silicon with upower included. > > The i.MX 8ULP crossover applications processor family brings > ultra-low power processing and advanced integrated security with > EdgeLockTM secure enclave to the intelligent edge. > > It includes an uPower core for handling power related functions. > > This patchset is to add initial support for i.MX8ULP, with > core soc functions, clock, dtsi, and evk board. > > Breno Lima (2): > mx7ulp: Update unlock and refresh sequences in sWDOG driver > mx7ulp: wdog: Wait for WDOG unlock and reconfiguration to complete > > Peng Fan (24): > arm: imx: add i.MX8ULP basic Kconfig option > arm: imx: add i.MX8ULP cpu type and helper > arm: imx: sys_proto: move boot mode define to common header > arm: imx8ulp: support print cpu info > imx: imx8ulp: add get reset cause > arm: imx: basic i.MX8ULP support > arm: imx: parse-container: guard included header files > arm: imx: move container Kconfig under mach-imx > net: fec_mxc: support i.MX8ULP > driver: serial: fsl_lpuart: support i.MX8ULP > arm: imx8ulp: add clock support > drivers: mmc: fsl_esdhc_imx: support i.MX8ULP > arm: imx8ulp: disable wdog3 > arm: imx8ulp: add rdc support > arm: imx8ulp: add trdc release request > arm: imx8ulp: release trdc and assign lpav from RTD to APD > imx8ulp: unify rdc functions > arm: imx8ulp: add dummy imx_get_mac_from_fuse > arm: imx8ulp: add iomuxc support > imx8ulp: soc: correct reset cause > imx8ulp: move struct mu_type to common header > imx8ulp: add upower api support > arm: dts: add i.MX8ULP dtsi > arm: imx: add i.MX8ULP EVK support > > Ye Li (20): > arm: imx8: Move container parser and image to mach-imx common folder > arm: imx8: Move container image header file to mach-imx > arm: imx8ulp: add container support > driver: misc: Add MU and S400 API to communicate with Sentinel > pinctrl: Add pinctrl driver for imx8ulp > arm: imx8ulp: soc: Change to use CMC1 to get bootcfg > arm: imx8ulp: Enable full L2 cache in SPL > arm: imx8ulp: Update the reset vector in u-boot > drivers: misc: s400_api: Update S400_SUCCESS_IND to 0xd6 > drivers: misc: imx8ulp: Add S400 API for image authentication > drivers: misc: imx8ulp: Update S400 API for release RDC > drivers: misc: s400_api: Update API for fuse read and write > arm: imx8ulp: release and configure XRDC at early phase > arm: imx8ulp: Probe the S400 MU device in arch init > arm: iMX8ULP: Add boot device relevant functions > arm: imx8ulp: Allocate DCNANO and MIPI_DSI to AD domain > driver: misc: imx8ulp: Add fuse driver for imx8ulp > imx8ulp: Use DGO_GP5 to get boot config > imx8ulp: Add workaround for eMMC boot > ddr: Add DDR driver for iMX8ULP > > arch/arm/Kconfig | 10 + > arch/arm/Makefile | 4 +- > arch/arm/dts/Makefile | 3 + > arch/arm/dts/imx8ulp-evk-u-boot.dtsi | 40 + > arch/arm/dts/imx8ulp-evk.dts | 223 ++++ > arch/arm/dts/imx8ulp-pinfunc.h | 978 ++++++++++++++ > arch/arm/dts/imx8ulp.dtsi | 728 +++++++++++ > arch/arm/include/asm/arch-imx/cpu.h | 4 + > arch/arm/include/asm/arch-imx8ulp/cgc.h | 130 ++ > arch/arm/include/asm/arch-imx8ulp/clock.h | 41 + > arch/arm/include/asm/arch-imx8ulp/ddr.h | 38 + > arch/arm/include/asm/arch-imx8ulp/gpio.h | 20 + > arch/arm/include/asm/arch-imx8ulp/imx-regs.h | 162 +++ > .../include/asm/arch-imx8ulp/imx8ulp-pins.h | 60 + > arch/arm/include/asm/arch-imx8ulp/iomux.h | 82 ++ > arch/arm/include/asm/arch-imx8ulp/mu_hal.h | 12 + > arch/arm/include/asm/arch-imx8ulp/pcc.h | 139 ++ > arch/arm/include/asm/arch-imx8ulp/rdc.h | 27 + > arch/arm/include/asm/arch-imx8ulp/s400_api.h | 41 + > arch/arm/include/asm/arch-imx8ulp/sys_proto.h | 19 + > arch/arm/include/asm/arch-imx8ulp/upower.h | 15 + > arch/arm/include/asm/arch-mx7ulp/sys_proto.h | 9 - > arch/arm/include/asm/global_data.h | 5 + > .../asm/{arch-imx8 => mach-imx}/image.h | 2 + > arch/arm/include/asm/mach-imx/sys_proto.h | 13 +- > arch/arm/mach-imx/Kconfig | 15 +- > arch/arm/mach-imx/Makefile | 5 + > arch/arm/mach-imx/cmd_dek.c | 2 +- > .../{imx8/image.c => image-container.c} | 51 +- > arch/arm/mach-imx/imx8/Kconfig | 13 - > arch/arm/mach-imx/imx8/Makefile | 3 - > arch/arm/mach-imx/imx8/ahab.c | 2 +- > arch/arm/mach-imx/imx8ulp/Kconfig | 23 + > arch/arm/mach-imx/imx8ulp/Makefile | 11 + > arch/arm/mach-imx/imx8ulp/cgc.c | 455 +++++++ > arch/arm/mach-imx/imx8ulp/clock.c | 397 ++++++ > arch/arm/mach-imx/imx8ulp/iomux.c | 58 + > arch/arm/mach-imx/imx8ulp/lowlevel_init.S | 26 + > arch/arm/mach-imx/imx8ulp/pcc.c | 449 +++++++ > arch/arm/mach-imx/imx8ulp/rdc.c | 411 ++++++ > arch/arm/mach-imx/imx8ulp/soc.c | 544 ++++++++ > arch/arm/mach-imx/imx8ulp/upower/Makefile | 6 + > arch/arm/mach-imx/imx8ulp/upower/upower_api.c | 486 +++++++ > arch/arm/mach-imx/imx8ulp/upower/upower_api.h | 258 ++++ > arch/arm/mach-imx/imx8ulp/upower/upower_hal.c | 179 +++ > .../arm/mach-imx/{imx8 => }/parse-container.c | 4 +- > arch/arm/mach-imx/spl_imx_romapi.c | 172 ++- > board/freescale/imx8ulp_evk/Kconfig | 14 + > board/freescale/imx8ulp_evk/MAINTAINERS | 6 + > board/freescale/imx8ulp_evk/Makefile | 7 + > board/freescale/imx8ulp_evk/ddr_init.c | 207 +++ > board/freescale/imx8ulp_evk/imx8ulp_evk.c | 67 + > board/freescale/imx8ulp_evk/lpddr4_timing.c | 1159 +++++++++++++++++ > board/freescale/imx8ulp_evk/spl.c | 115 ++ > configs/imx8ulp_evk_defconfig | 103 ++ > drivers/Makefile | 1 + > drivers/ddr/imx/Kconfig | 1 + > drivers/ddr/imx/imx8ulp/Kconfig | 11 + > drivers/ddr/imx/imx8ulp/Makefile | 9 + > drivers/ddr/imx/imx8ulp/ddr_init.c | 217 +++ > drivers/misc/Makefile | 1 + > drivers/misc/imx8ulp/Makefile | 4 + > drivers/misc/imx8ulp/fuse.c | 198 +++ > drivers/misc/imx8ulp/imx8ulp_mu.c | 234 ++++ > drivers/misc/imx8ulp/s400_api.c | 244 ++++ > drivers/mmc/Kconfig | 2 +- > drivers/mmc/fsl_esdhc_imx.c | 12 +- > drivers/net/Kconfig | 2 +- > drivers/net/fec_mxc.c | 2 +- > drivers/pinctrl/nxp/Kconfig | 14 + > drivers/pinctrl/nxp/Makefile | 1 + > drivers/pinctrl/nxp/pinctrl-imx8ulp.c | 44 + > drivers/watchdog/ulp_wdog.c | 57 +- > include/configs/imx8ulp_evk.h | 107 ++ > include/dt-bindings/clock/imx8ulp-clock.h | 247 ++++ > include/fsl_lpuart.h | 2 +- > 76 files changed, 9357 insertions(+), 106 deletions(-) > create mode 100644 arch/arm/dts/imx8ulp-evk-u-boot.dtsi > create mode 100644 arch/arm/dts/imx8ulp-evk.dts > create mode 100644 arch/arm/dts/imx8ulp-pinfunc.h > create mode 100644 arch/arm/dts/imx8ulp.dtsi > create mode 100644 arch/arm/include/asm/arch-imx8ulp/cgc.h > create mode 100644 arch/arm/include/asm/arch-imx8ulp/clock.h > create mode 100644 arch/arm/include/asm/arch-imx8ulp/ddr.h > create mode 100644 arch/arm/include/asm/arch-imx8ulp/gpio.h > create mode 100644 arch/arm/include/asm/arch-imx8ulp/imx-regs.h > create mode 100644 arch/arm/include/asm/arch-imx8ulp/imx8ulp-pins.h > create mode 100644 arch/arm/include/asm/arch-imx8ulp/iomux.h > create mode 100644 arch/arm/include/asm/arch-imx8ulp/mu_hal.h > create mode 100644 arch/arm/include/asm/arch-imx8ulp/pcc.h > create mode 100644 arch/arm/include/asm/arch-imx8ulp/rdc.h > create mode 100644 arch/arm/include/asm/arch-imx8ulp/s400_api.h > create mode 100644 arch/arm/include/asm/arch-imx8ulp/sys_proto.h > create mode 100644 arch/arm/include/asm/arch-imx8ulp/upower.h > rename arch/arm/include/asm/{arch-imx8 => mach-imx}/image.h (95%) > rename arch/arm/mach-imx/{imx8/image.c => image-container.c} (79%) > create mode 100644 arch/arm/mach-imx/imx8ulp/Kconfig > create mode 100644 arch/arm/mach-imx/imx8ulp/Makefile > create mode 100644 arch/arm/mach-imx/imx8ulp/cgc.c > create mode 100644 arch/arm/mach-imx/imx8ulp/clock.c > create mode 100644 arch/arm/mach-imx/imx8ulp/iomux.c > create mode 100644 arch/arm/mach-imx/imx8ulp/lowlevel_init.S > create mode 100644 arch/arm/mach-imx/imx8ulp/pcc.c > create mode 100644 arch/arm/mach-imx/imx8ulp/rdc.c > create mode 100644 arch/arm/mach-imx/imx8ulp/soc.c > create mode 100644 arch/arm/mach-imx/imx8ulp/upower/Makefile > create mode 100644 arch/arm/mach-imx/imx8ulp/upower/upower_api.c > create mode 100644 arch/arm/mach-imx/imx8ulp/upower/upower_api.h > create mode 100644 arch/arm/mach-imx/imx8ulp/upower/upower_hal.c > rename arch/arm/mach-imx/{imx8 => }/parse-container.c (98%) > create mode 100644 board/freescale/imx8ulp_evk/Kconfig > create mode 100644 board/freescale/imx8ulp_evk/MAINTAINERS > create mode 100644 board/freescale/imx8ulp_evk/Makefile > create mode 100644 board/freescale/imx8ulp_evk/ddr_init.c > create mode 100644 board/freescale/imx8ulp_evk/imx8ulp_evk.c > create mode 100644 board/freescale/imx8ulp_evk/lpddr4_timing.c > create mode 100644 board/freescale/imx8ulp_evk/spl.c > create mode 100644 configs/imx8ulp_evk_defconfig > create mode 100644 drivers/ddr/imx/imx8ulp/Kconfig > create mode 100644 drivers/ddr/imx/imx8ulp/Makefile > create mode 100644 drivers/ddr/imx/imx8ulp/ddr_init.c > create mode 100644 drivers/misc/imx8ulp/Makefile > create mode 100644 drivers/misc/imx8ulp/fuse.c > create mode 100644 drivers/misc/imx8ulp/imx8ulp_mu.c > create mode 100644 drivers/misc/imx8ulp/s400_api.c > create mode 100644 drivers/pinctrl/nxp/pinctrl-imx8ulp.c > create mode 100644 include/configs/imx8ulp_evk.h > create mode 100644 include/dt-bindings/clock/imx8ulp-clock.h >