All of lore.kernel.org
 help / color / mirror / Atom feed
From: Andres Rodriguez <andresx7-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
To: "Nicolai Hähnle"
	<nhaehnle-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>,
	amd-gfx-PD4FTy7X32lNgt0PjOBp9y5qC8QIuHrW@public.gmane.org
Cc: deathsimple-ANTagKRnAhcb1SvskN2V4Q@public.gmane.org
Subject: Re: [PATCH 1/2] drm/amdgpu: guarantee bijective mapping of ring ids for LRU
Date: Mon, 27 Mar 2017 18:35:20 -0400	[thread overview]
Message-ID: <de5922ff-6507-4e2f-09e3-7529015befef@gmail.com> (raw)
In-Reply-To: <0d2d7a16-2666-eb6a-aca9-814a49969f89-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>



On 2017-03-23 08:02 AM, Nicolai Hähnle wrote:
> On 17.03.2017 19:52, Andres Rodriguez wrote:
>> Depending on usage patterns, the current LRU policy may create a
>> non-injective mapping between userspace ring ids and kernel rings.
>>
>> This behaviour is undesired as apps that attempt to fill all HW blocks
>> would be unable to reach some of them.
>>
>> This change forces the LRU policy to create bijective mappings only.
>>
>> Signed-off-by: Andres Rodriguez <andresx7@gmail.com>
>> ---
>>  drivers/gpu/drm/amd/amdgpu/amdgpu_queue_mgr.c | 15 ++++++++++--
>>  drivers/gpu/drm/amd/amdgpu/amdgpu_ring.c      | 33 
>> +++++++++++++++++++++------
>>  drivers/gpu/drm/amd/amdgpu/amdgpu_ring.h      |  4 ++--
>>  3 files changed, 41 insertions(+), 11 deletions(-)
>>
>> diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_queue_mgr.c 
>> b/drivers/gpu/drm/amd/amdgpu/amdgpu_queue_mgr.c
>> index 054d750..2cffb0e 100644
>> --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_queue_mgr.c
>> +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_queue_mgr.c
>> @@ -108,24 +108,35 @@ static enum amdgpu_ring_type 
>> amdgpu_hw_ip_to_ring_type(int hw_ip)
>>          DRM_ERROR("Invalid HW IP specified %d\n", hw_ip);
>>          return -1;
>>      }
>>  }
>>
>>  static int amdgpu_lru_map(struct amdgpu_device *adev,
>>                struct amdgpu_queue_mapper *mapper,
>>                int user_ring,
>>                struct amdgpu_ring **out_ring)
>>  {
>> -    int r;
>> +    int r, i;
>>      int ring_type = amdgpu_hw_ip_to_ring_type(mapper->hw_ip);
>> +    int ring_blacklist[AMDGPU_MAX_RINGS];
>> +    struct amdgpu_ring *ring;
>> +
>> +    for (i = 0; i < AMDGPU_MAX_RINGS; i++) {
>> +        ring = mapper->queue_map[i];
>> +        if (!ring)
>> +            ring_blacklist[i] = -1;
>> +        else
>> +            ring_blacklist[i] = ring->idx;
>> +    }
>
> Given how ring_blacklist is used, I'd suggest to "compress" its 
> entries instead of introducing -1 gaps.
>
> The rest of the patch looks good to me.
>
> Cheers,
> Nicolai
>
Can do.
>
>>
>> -    r = amdgpu_ring_lru_get(adev, ring_type, out_ring);
>> +    r = amdgpu_ring_lru_get(adev, ring_type, ring_blacklist,
>> +                AMDGPU_MAX_RINGS, out_ring);
>>      if (r)
>>          return r;
>>
>>      return amdgpu_update_cached_map(mapper, user_ring, *out_ring);
>>  }
>>
>>  /**
>>   * amdgpu_queue_mgr_init - init an amdgpu_queue_mgr struct
>>   *
>>   * @adev: amdgpu_device pointer
>> diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_ring.c 
>> b/drivers/gpu/drm/amd/amdgpu/amdgpu_ring.c
>> index ca41b3a..0db07b0 100644
>> --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_ring.c
>> +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_ring.c
>> @@ -393,46 +393,65 @@ void amdgpu_ring_fini(struct amdgpu_ring *ring)
>>      ring->adev->rings[ring->idx] = NULL;
>>  }
>>
>>  static void amdgpu_ring_lru_touch_locked(struct amdgpu_device *adev,
>>                       struct amdgpu_ring *ring)
>>  {
>>      /* list_move_tail handles the case where ring isn't part of the 
>> list */
>>      list_move_tail(&ring->lru_list, &adev->ring_lru_list);
>>  }
>>
>> +static bool amdgpu_ring_is_blacklisted(struct amdgpu_ring *ring,
>> +                       int *blacklist, int num_blacklist)
>> +{
>> +    int i;
>> +
>> +    for (i = 0; i < num_blacklist; i++) {
>> +        if (ring->idx == blacklist[i])
>> +            return true;
>> +    }
>> +
>> +    return false;
>> +}
>> +
>>  /**
>>   * amdgpu_ring_lru_get - get the least recently used ring for a HW 
>> IP block
>>   *
>>   * @adev: amdgpu_device pointer
>>   * @type: amdgpu_ring_type enum
>> + * @blacklist: blacklisted ring ids array
>> + * @num_blacklist: number of entries in @blacklist
>>   * @ring: output ring
>>   *
>>   * Retrieve the amdgpu_ring structure for the least recently used 
>> ring of
>>   * a specific IP block (all asics).
>>   * Returns 0 on success, error on failure.
>>   */
>> -int amdgpu_ring_lru_get(struct amdgpu_device *adev, int type,
>> -            struct amdgpu_ring **ring)
>> +int amdgpu_ring_lru_get(struct amdgpu_device *adev, int type, int 
>> *blacklist,
>> +            int num_blacklist, struct amdgpu_ring **ring)
>>  {
>>      struct amdgpu_ring *entry;
>>
>>      /* List is sorted in LRU order, find first entry corresponding
>>       * to the desired HW IP */
>>      *ring = NULL;
>>      spin_lock(&adev->ring_lru_list_lock);
>>      list_for_each_entry(entry, &adev->ring_lru_list, lru_list) {
>> -        if (entry->funcs->type == type) {
>> -            *ring = entry;
>> -            amdgpu_ring_lru_touch_locked(adev, *ring);
>> -            break;
>> -        }
>> +        if (entry->funcs->type != type)
>> +            continue;
>> +
>> +        if (amdgpu_ring_is_blacklisted(entry, blacklist, 
>> num_blacklist))
>> +            continue;
>> +
>> +        *ring = entry;
>> +        amdgpu_ring_lru_touch_locked(adev, *ring);
>> +        break;
>>      }
>>      spin_unlock(&adev->ring_lru_list_lock);
>>
>>      if (!*ring) {
>>          DRM_ERROR("Ring LRU contains no entries for ring type:%d\n", 
>> type);
>>          return -EINVAL;
>>      }
>>
>>      return 0;
>>  }
>> diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_ring.h 
>> b/drivers/gpu/drm/amd/amdgpu/amdgpu_ring.h
>> index 2c801a5..811d76a 100644
>> --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_ring.h
>> +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_ring.h
>> @@ -195,15 +195,15 @@ void amdgpu_ring_generic_pad_ib(struct 
>> amdgpu_ring *ring, struct amdgpu_ib *ib);
>>  void amdgpu_ring_commit(struct amdgpu_ring *ring);
>>  void amdgpu_ring_undo(struct amdgpu_ring *ring);
>>  int amdgpu_ring_priority_get(struct amdgpu_ring *ring,
>>                   enum amd_sched_priority priority);
>>  void amdgpu_ring_priority_put(struct amdgpu_ring *ring,
>>                    enum amd_sched_priority priority);
>>  int amdgpu_ring_init(struct amdgpu_device *adev, struct amdgpu_ring 
>> *ring,
>>               unsigned ring_size, struct amdgpu_irq_src *irq_src,
>>               unsigned irq_type);
>>  void amdgpu_ring_fini(struct amdgpu_ring *ring);
>> -int amdgpu_ring_lru_get(struct amdgpu_device *adev, int hw_ip,
>> -            struct amdgpu_ring **ring);
>> +int amdgpu_ring_lru_get(struct amdgpu_device *adev, int type, int 
>> *blacklist,
>> +            int num_blacklist, struct amdgpu_ring **ring);
>>  void amdgpu_ring_lru_touch(struct amdgpu_device *adev, struct 
>> amdgpu_ring *ring);
>>
>>  #endif
>>
>
>

_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/amd-gfx

  parent reply	other threads:[~2017-03-27 22:35 UTC|newest]

Thread overview: 8+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2017-03-17 18:52 [PATCH] Use LRU mapping policy for SDMA engines Andres Rodriguez
     [not found] ` <20170317185249.2952-1-andresx7-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
2017-03-17 18:52   ` [PATCH 1/2] drm/amdgpu: guarantee bijective mapping of ring ids for LRU Andres Rodriguez
     [not found]     ` <20170317185249.2952-2-andresx7-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
2017-03-23 12:02       ` Nicolai Hähnle
     [not found]         ` <0d2d7a16-2666-eb6a-aca9-814a49969f89-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
2017-03-27 22:35           ` Andres Rodriguez [this message]
2017-03-17 18:52   ` [PATCH 2/2] drm/amdgpu: use LRU mapping policy for SDMA engines Andres Rodriguez
2017-03-27 22:36 [PATCH] Use LRU mapping policy for SDMA engines v2 Andres Rodriguez
     [not found] ` <20170327223607.2878-1-andresx7-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
2017-03-27 22:36   ` [PATCH 1/2] drm/amdgpu: guarantee bijective mapping of ring ids for LRU Andres Rodriguez
     [not found]     ` <20170327223607.2878-2-andresx7-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
2017-03-27 23:18       ` Andres Rodriguez
2017-03-28 15:22       ` Nicolai Hähnle

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=de5922ff-6507-4e2f-09e3-7529015befef@gmail.com \
    --to=andresx7-re5jqeeqqe8avxtiumwx3w@public.gmane.org \
    --cc=amd-gfx-PD4FTy7X32lNgt0PjOBp9y5qC8QIuHrW@public.gmane.org \
    --cc=deathsimple-ANTagKRnAhcb1SvskN2V4Q@public.gmane.org \
    --cc=nhaehnle-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.