From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 0F8FFC2BA2B for ; Mon, 13 Apr 2020 20:40:53 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id BAB1E206DA for ; Mon, 13 Apr 2020 20:40:52 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2388471AbgDMUkw (ORCPT ); Mon, 13 Apr 2020 16:40:52 -0400 Received: from bhuna.collabora.co.uk ([46.235.227.227]:34076 "EHLO bhuna.collabora.co.uk" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2388457AbgDMUkt (ORCPT ); Mon, 13 Apr 2020 16:40:49 -0400 Received: from [IPv6:2804:431:e7cc:79a2:b6f7:4033:5775:cc3a] (unknown [IPv6:2804:431:e7cc:79a2:b6f7:4033:5775:cc3a]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) (Authenticated sender: koike) by bhuna.collabora.co.uk (Postfix) with ESMTPSA id 481002A00F2; Mon, 13 Apr 2020 21:39:45 +0100 (BST) Subject: Re: [RFC PATCH V5 1/3] media: platform: mtk-isp: Add Mediatek sensor interface driver To: =?UTF-8?B?TG91aXMgS3VvICjpg63lvrflr6cp?= , "hans.verkuil@cisco.com" , "laurent.pinchart+renesas@ideasonboard.com" , "tfiga@chromium.org" , "keiichiw@chromium.org" , "matthias.bgg@gmail.com" , "mchehab@kernel.org" Cc: "devicetree@vger.kernel.org" , =?UTF-8?B?U2VhbiBDaGVuZyAo6YSt5piH5byYKQ==?= , "Rynn.Wu@mediatek.com" , srv_heupstream , =?UTF-8?B?SmVycnktY2ggQ2hlbiAo6Zmz5pWs5oayKQ==?= , =?UTF-8?B?SnVuZ28gTGluICjmnpfmmI7kv4op?= , =?UTF-8?B?U2ogSHVhbmcgKOm7g+S/oeeSiyk=?= , "yuzhao@chromium.org" , "linux-mediatek@lists.infradead.org" , "zwisler@chromium.org" , =?UTF-8?B?Q2hyaXN0aWUgWXUgKOa4uOmbheaDoCk=?= , =?UTF-8?B?RnJlZGVyaWMgQ2hlbiAo6Zmz5L+K5YWDKQ==?= , "linux-arm-kernel@lists.infradead.org" , "linux-media@vger.kernel.org" , "kernel@collabora.com" References: <20200129081650.8027-1-louis.kuo@mediatek.com> <20200129081650.8027-2-louis.kuo@mediatek.com> From: Helen Koike Message-ID: Date: Mon, 13 Apr 2020 17:39:38 -0300 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101 Thunderbird/68.7.0 MIME-Version: 1.0 In-Reply-To: Content-Type: text/plain; charset=utf-8 Content-Language: en-US Content-Transfer-Encoding: 8bit Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Hi Louis On 4/9/20 9:51 AM, Louis Kuo (郭德寧) wrote: > Hi Helen, > > Sorry for my late reply, No problem, > > According to your comments, I would like to upstream new patch of sensor interface driver recently. Next time, if you could reply these comments inline in the email (i.e. just after my comments, as I'm doing now), it would be easier to read and to know the context it applies. > > A. About staging as you mentioned, for upstream patch files > 1. Should I put the driver code under "/driver/staging/media" folder rather than "/drivers/media/platform" ? > 2. Besides, about dt-binding yaml file and devicetree dts file, should I put it into "/Documentation/devicetree/bindings/media" and "arch/arm64/boot/dts/mediatek" as usual ? Sorry, I thought this driver was being added to staging for some reason. /drivers/media/platform is fine (if you consider the driver in a good state), but I was wondering why you need 3 directories mtk-isp/isp_50/seninf ? > > > B. I have fixed code following most of your comments, but still remain some and reply as below, > >> +#define NUM_SENSORS4 > I was wondering if you could have several sensors per port. > =>one sensor one port, seninf have 4 source pads to connect up to 4 sensors Right, so maybe rename it to reflect the number of sink pads (since you don't know how much sensors will be really connected right?). > >> +#define MIPI_RX_ANA00_CSI0A_RG_CSI0A_CPHY_EN_MASK (0x1 << 0) > I would also add a prefix to all these macros MTK_SENINF_ > =>add a prefix to all these macros will make a lot of register names too long to over 80 characters easily > It would be nice to align the values in the same tabulation. > =>the same as above, over 80 characters and cause checkpatch fail I know that, at least the media community is ok going over 80 characters if the code is easier to read and more organized. Regards, Helen > > BRs > Louis > > -----Original Message----- > From: Helen Koike [mailto:helen.koike@collabora.com] > Sent: Thursday, February 20, 2020 5:17 AM > To: Louis Kuo (郭德寧) ; hans.verkuil@cisco.com; laurent.pinchart+renesas@ideasonboard.com; tfiga@chromium.org; keiichiw@chromium.org; matthias.bgg@gmail.com; mchehab@kernel.org > Cc: devicetree@vger.kernel.org; Sean Cheng (鄭昇弘) ; Rynn.Wu@mediatek.com; srv_heupstream ; Jerry-ch Chen (陳敬憲) ; Jungo Lin (林明俊) ; Sj Huang (黃信璋) ; yuzhao@chromium.org; linux-mediatek@lists.infradead.org; zwisler@chromium.org; Christie Yu (游雅惠) ; Frederic Chen (陳俊元) ; linux-arm-kernel@lists.infradead.org; linux-media@vger.kernel.org; kernel@collabora.com > Subject: Re: [RFC PATCH V5 1/3] media: platform: mtk-isp: Add Mediatek sensor interface driver > > Hi Louis, > > As I mentioned in the cover letter, looks like this patch didn't reach linux-media > mailing list due to its size and you might need to break it in smaller patches. > > Please see my comments below. > > On 1/29/20 6:16 AM, Louis Kuo wrote: >> This patch adds Mediatek's sensor interface driver. Sensor interface driver is >> a MIPI-CSI2 host driver, namely, a HW camera interface controller. It support a >> widely adopted, simple, high-speed protocol primarily intended for >> point-to-point image and video transmission between cameras and host devices. >> The mtk-isp directory will contain drivers for multiple IP blocks found in >> Mediatek ISP system. It will include ISP Pass 1 driver, sensor interface driver >> , DIP driver and face detection driver. >> >> Signed-off-by: Louis Kuo >> --- >> drivers/media/platform/Makefile | 1 + >> drivers/media/platform/mtk-isp/Kconfig | 17 + >> .../media/platform/mtk-isp/isp_50/Makefile | 3 + >> .../platform/mtk-isp/isp_50/seninf/Makefile | 6 + >> .../mtk-isp/isp_50/seninf/mtk_seninf.c | 1112 +++ >> .../mtk-isp/isp_50/seninf/mtk_seninf_def.h | 72 + >> .../mtk-isp/isp_50/seninf/mtk_seninf_reg.h | 7747 +++++++++++++++++ >> 7 files changed, 8958 insertions(+) >> create mode 100644 drivers/media/platform/mtk-isp/Kconfig >> create mode 100644 drivers/media/platform/mtk-isp/isp_50/Makefile >> create mode 100644 drivers/media/platform/mtk-isp/isp_50/seninf/Makefile >> create mode 100644 drivers/media/platform/mtk-isp/isp_50/seninf/mtk_seninf.c >> create mode 100644 drivers/media/platform/mtk-isp/isp_50/seninf/mtk_seninf_def.h >> create mode 100644 drivers/media/platform/mtk-isp/isp_50/seninf/mtk_seninf_reg.h > > Any special reason for having 3 directories? mtk-isp/isp_50/seninf ? > I was wondering if only mtk-isp/seninf would be good enough. > Or maybe just mtk-isp-seninf while it's still in staging and we don't have > the other IP blocs drivers. > > Also, if the driver is going to staging, it should have a TODO file as well as > mentioned on https://www.kernel.org/doc/html/v4.15/process/2.Process.html#staging-trees > > >> >> diff --git a/drivers/media/platform/Makefile b/drivers/media/platform/Makefile >> index 7cbbd925124c..cff3f655774c 100644 >> --- a/drivers/media/platform/Makefile >> +++ b/drivers/media/platform/Makefile >> @@ -92,6 +92,7 @@ obj-$(CONFIG_VIDEO_MEDIATEK_MDP)+= mtk-mdp/ >> >> obj-$(CONFIG_VIDEO_MEDIATEK_JPEG)+= mtk-jpeg/ >> >> +obj-$(CONFIG_MTK_SENINF)+= mtk-isp/isp_50/ >> obj-$(CONFIG_VIDEO_QCOM_CAMSS)+= qcom/camss/ >> >> obj-$(CONFIG_VIDEO_QCOM_VENUS)+= qcom/venus/ >> diff --git a/drivers/media/platform/mtk-isp/Kconfig b/drivers/media/platform/mtk-isp/Kconfig >> new file mode 100644 >> index 000000000000..c469f6a82a1d >> --- /dev/null >> +++ b/drivers/media/platform/mtk-isp/Kconfig >> @@ -0,0 +1,17 @@ >> +config MTK_SENINF >> +tristate "MediaTek mipi csi2 driver" >> +depends on VIDEO_V4L2 && VIDEO_V4L2_SUBDEV_API> +depends on MEDIA_CAMERA_SUPPORT > > depends on ARCH_MEDIATEK || COMPILE_TEST > >> +select V4L2_FWNODE >> + >> +default n >> +help >> + This driver provides a mipi-csi2 host driver used as a >> + interface to connect camera with MediaTek's >> + MT8183 SOCs. It is able to handle multiple cameras >> + at the same time. >> + >> + Choose y if you want to use MediaTek SoCs to create image >> + capture application such as video recording and still image >> + capture. > > identation is usually two spaces after "help" > >> + >> diff --git a/drivers/media/platform/mtk-isp/isp_50/Makefile b/drivers/media/platform/mtk-isp/isp_50/Makefile >> new file mode 100644 >> index 000000000000..2e7d731d42b7 >> --- /dev/null >> +++ b/drivers/media/platform/mtk-isp/isp_50/Makefile >> @@ -0,0 +1,3 @@ >> +# SPDX-License-Identifier: GPL-2.0 >> + >> +obj-$(CONFIG_MTK_SENINF) += seninf/ >> diff --git a/drivers/media/platform/mtk-isp/isp_50/seninf/Makefile b/drivers/media/platform/mtk-isp/isp_50/seninf/Makefile >> new file mode 100644 >> index 000000000000..bf193feb0ce9 >> --- /dev/null >> +++ b/drivers/media/platform/mtk-isp/isp_50/seninf/Makefile >> @@ -0,0 +1,6 @@ >> +# SPDX-License-Identifier: GPL-2.0 >> + >> +MODULE= mtk_seninf >> +LIB_FILES= mtk_seninf > > This is not common. > you can list the files with: > > mtk_seninf_objs += file1.o file2.o > > Please check how vivid driver does it. > >> + >> +obj-$(CONFIG_MTK_SENINF) += mtk_seninf.o >> diff --git a/drivers/media/platform/mtk-isp/isp_50/seninf/mtk_seninf.c b/drivers/media/platform/mtk-isp/isp_50/seninf/mtk_seninf.c >> new file mode 100644 >> index 000000000000..8edaa791cd7b >> --- /dev/null >> +++ b/drivers/media/platform/mtk-isp/isp_50/seninf/mtk_seninf.c >> @@ -0,0 +1,1112 @@ >> +/* SPDX-License-Identifier: GPL-2.0 */ >> + >> +#include >> +#include >> +#include >> +#include >> +#include >> +#include >> +#include >> +#include >> +#include >> +#ifdef CONFIG_COMPAT >> +#include >> +#endif > > this is unusual to me, is it indeed required? > I only found drivers/staging/pi433/pi433_if.c doing this > >> +#include >> +#include >> +#include >> +#include >> +#include >> +#include > > new line > >> +#include "mtk_seninf_reg.h" >> +#include "mtk_seninf_def.h" > > Please, sort all headers alphabetically > >> + >> +#define SENINF_BITS(base, reg, field, val) do { \ >> +u32 __iomem *__p = (base) + (reg); \ >> +u32 __v = *__p; \ >> +__v &= ~reg##_##field##_MASK; \ >> +__v |= ((val) << reg##_##field##_SHIFT); \ >> +*__p = __v; \ >> +} while (0) >> + >> +#define SENINF_READ_BITS(base, reg, field) \ >> +({ \ >> +u32 __iomem *__p = (base) + (reg); \ >> +u32 __v = *__p; \ >> +__v &= reg##_##field##_MASK; \ >> +__v >>= reg##_##field##_SHIFT; \ >> +__v; \ >> +}) > > It looks like this macro is not used, please remove it. > >> + >> +struct sensor_cfg { > > It would be nice if all structs and functions started with > the same prefix mtk_seninf_ > >> +unsigned char clock_lane; >> +unsigned short num_data_lanes; >> +}; >> + >> +struct mtk_seninf { >> +struct v4l2_subdev subdev; >> +struct v4l2_async_notifier notifier; >> +struct v4l2_ctrl_handler ctrl_handler; >> +struct v4l2_subdev_format fmt[NUM_PADS]; >> +struct device *dev; >> +struct media_pad pads[NUM_PADS]; >> +struct sensor_cfg sensor[NUM_SENSORS]; >> +unsigned int num_clks; >> +struct clk_bulk_data *clks; >> +void __iomem *base; >> +void __iomem *rx; >> +unsigned char __iomem *csi2_rx[CFG_CSI_PORT_MAX_NUM]; >> +unsigned int port; >> +unsigned int mux_sel; >> +}; >> + >> +static inline int is_4d1c(unsigned int port) >> +{ >> +return port < CFG_CSI_PORT_0A; >> +} >> + >> +static inline int is_cdphy_combo(unsigned int port) >> +{ >> +return port == CFG_CSI_PORT_0A || >> +port == CFG_CSI_PORT_0B || >> +port == CFG_CSI_PORT_0; >> +} >> + >> +inline struct mtk_seninf *sd_to_mtk_seninf(struct v4l2_subdev *sd) >> +{ >> +return container_of(sd, struct mtk_seninf, subdev); >> +} >> + >> +static unsigned int mtk_seninf_get_dpcm(struct mtk_seninf *priv) >> +{ >> +unsigned int dpcm; >> + >> +switch (priv->fmt[priv->port].format.code) { >> +case MEDIA_BUS_FMT_SGRBG10_DPCM8_1X8: >> +case MEDIA_BUS_FMT_SRGGB10_DPCM8_1X8: >> +case MEDIA_BUS_FMT_SBGGR10_DPCM8_1X8: >> +case MEDIA_BUS_FMT_SGBRG10_DPCM8_1X8: >> +dpcm = 0x2a; >> +break; >> +default: >> +dpcm = 0; >> +break; >> +} >> + >> +return dpcm; >> +} >> + >> +static unsigned int mtk_seninf_map_fmt(struct mtk_seninf *priv) >> +{ >> +int fmtidx = RAW_10BIT_FMT; >> + >> +switch (priv->fmt[priv->port].format.code) { >> +case MEDIA_BUS_FMT_SBGGR8_1X8: >> +case MEDIA_BUS_FMT_SGBRG8_1X8: >> +case MEDIA_BUS_FMT_SGRBG8_1X8: >> +case MEDIA_BUS_FMT_SRGGB8_1X8: >> +fmtidx = RAW_8BIT_FMT; >> +break; >> +case MEDIA_BUS_FMT_SGRBG10_1X10: >> +case MEDIA_BUS_FMT_SRGGB10_1X10: >> +case MEDIA_BUS_FMT_SBGGR10_1X10: >> +case MEDIA_BUS_FMT_SGBRG10_1X10: >> +fmtidx = RAW_10BIT_FMT; >> +break; >> +case MEDIA_BUS_FMT_SGRBG10_DPCM8_1X8: >> +case MEDIA_BUS_FMT_SRGGB10_DPCM8_1X8: >> +case MEDIA_BUS_FMT_SBGGR10_DPCM8_1X8: >> +case MEDIA_BUS_FMT_SGBRG10_DPCM8_1X8: >> +fmtidx = RAW_8BIT_FMT; >> +break; >> +case MEDIA_BUS_FMT_SBGGR12_1X12: >> +case MEDIA_BUS_FMT_SGBRG12_1X12: >> +case MEDIA_BUS_FMT_SGRBG12_1X12: >> +case MEDIA_BUS_FMT_SRGGB12_1X12: >> +fmtidx = RAW_12BIT_FMT; >> +break; >> +case MEDIA_BUS_FMT_UYVY8_1X16: >> +case MEDIA_BUS_FMT_VYUY8_1X16: >> +case MEDIA_BUS_FMT_YUYV8_1X16: >> +case MEDIA_BUS_FMT_YVYU8_1X16: >> +fmtidx = YUV422_FMT; >> +break; >> +case MEDIA_BUS_FMT_JPEG_1X8: >> +case MEDIA_BUS_FMT_S5C_UYVY_JPEG_1X8: >> +fmtidx = JPEG_FMT; >> +break; >> +} >> + >> +return fmtidx; >> +} >> + >> +static u32 mtk_seninf_csi_port_to_seninf(u32 port) >> +{ >> +static const u32 port_to_seninf[] = { >> +[CFG_CSI_PORT_0] = SENINF_1, >> +[CFG_CSI_PORT_1] = SENINF_3, >> +[CFG_CSI_PORT_2] = SENINF_5, >> +[CFG_CSI_PORT_0A] = SENINF_1, >> +[CFG_CSI_PORT_0B] = SENINF_2, >> +}; >> +if (WARN_ON(port >= ARRAY_SIZE(port_to_seninf))) >> +return -EINVAL; >> + >> +return port_to_seninf[port]; >> +} >> + >> +static void mtk_seninf_set_mux(struct mtk_seninf *priv, >> + int seninf) >> +{ >> +unsigned int mux = priv->mux_sel; >> +void __iomem *pseninf_top = priv->base; >> +void __iomem *pseninf = priv->base + 0x1000 * mux; >> +unsigned int val; >> +unsigned int pix_sel_ext; >> +unsigned int pix_sel; >> +unsigned int hs_pol = 0; >> +unsigned int vs_pol = 0; >> +unsigned int pixel_mode = ONE_PIXEL_MODE; >> +unsigned int input_data_type; >> + >> +/* Enable mux */ >> +SENINF_BITS(pseninf, SENINF1_MUX_CTRL, SENINF_MUX_EN, 1); >> +SENINF_BITS(pseninf, SENINF1_MUX_CTRL, SENINF_SRC_SEL, MIPI_SENSOR); >> +SENINF_BITS(pseninf, SENINF1_MUX_CTRL_EXT, SENINF_SRC_SEL_EXT, >> + NORMAL_MODEL); >> +input_data_type = mtk_seninf_map_fmt(priv); >> + >> +switch (pixel_mode) { >> +case 1: /* 2 Pixel */ >> +pix_sel_ext = 0; >> +pix_sel = 1; >> +break; >> +case 2: /* 4 Pixel */ >> +pix_sel_ext = 1; >> +pix_sel = 0; >> +break; >> +default: /* 1 Pixel */ >> +pix_sel_ext = 0; >> +pix_sel = 0; >> +break; >> +} >> + >> +SENINF_BITS(pseninf, SENINF1_MUX_CTRL_EXT, SENINF_PIX_SEL_EXT, >> + pix_sel_ext); >> +SENINF_BITS(pseninf, SENINF1_MUX_CTRL, SENINF_PIX_SEL, pix_sel); >> + >> +if (input_data_type != JPEG_FMT) { >> +SENINF_BITS(pseninf, SENINF1_MUX_CTRL, FIFO_FULL_WR_EN, 2); >> +SENINF_BITS(pseninf, SENINF1_MUX_CTRL, FIFO_FLUSH_EN, 0x1B); >> +SENINF_BITS(pseninf, SENINF1_MUX_CTRL, FIFO_PUSH_EN, 0x1F); >> +} else { >> +SENINF_BITS(pseninf, SENINF1_MUX_CTRL, FIFO_FULL_WR_EN, 0); >> +SENINF_BITS(pseninf, SENINF1_MUX_CTRL, FIFO_FLUSH_EN, 0x18); >> +SENINF_BITS(pseninf, SENINF1_MUX_CTRL, FIFO_PUSH_EN, 0x1E); >> +} >> + >> +SENINF_BITS(pseninf, SENINF1_MUX_CTRL, SENINF_HSYNC_POL, hs_pol); >> +SENINF_BITS(pseninf, SENINF1_MUX_CTRL, SENINF_VSYNC_POL, vs_pol); >> + >> +val = (readl(pseninf + SENINF1_MUX_CTRL) | 0x3) & 0xFFFFFFFC; >> +writel(val, pseninf + SENINF1_MUX_CTRL); >> + >> +/* Set top mux */ >> +val = (readl(pseninf_top + SENINF_TOP_MUX_CTRL) & >> +(~(0xF << (mux * 4))))| ((seninf & 0xF) << (mux * 4)); >> +writel(val, pseninf + SENINF_TOP_MUX_CTRL); >> +} >> + >> +static void mtk_seninf_set_dphy(struct mtk_seninf *priv, unsigned int seninf) >> +{ >> +void __iomem *pmipi_rx_base = priv->csi2_rx[CFG_CSI_PORT_0]; >> +unsigned int port = priv->port; >> +void __iomem *pmipi_rx = priv->csi2_rx[port]; >> +void __iomem *pmipi_rx_conf = priv->base + 0x1000 * seninf; >> + >> +/* Set analog phy mode to DPHY */ >> +if (is_cdphy_combo(port)) >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA00_CSI0A, RG_CSI0A_CPHY_EN, 0); >> +/* 4D1C: MIPIRX_ANALOG_A_BASE = 0x00001A42 */ >> +if (is_4d1c(port)) { >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA00_CSI0A, >> + RG_CSI0A_DPHY_L0_CKMODE_EN, 0); >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA00_CSI0A, >> + RG_CSI0A_DPHY_L0_CKSEL, 1); >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA00_CSI0A, >> + RG_CSI0A_DPHY_L1_CKMODE_EN, 0); >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA00_CSI0A, >> + RG_CSI0A_DPHY_L1_CKSEL, 1); >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA00_CSI0A, >> + RG_CSI0A_DPHY_L2_CKMODE_EN, 1); >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA00_CSI0A, >> + RG_CSI0A_DPHY_L2_CKSEL, 1); >> +} else {/* MIPIRX_ANALOG_BASE = 0x102 */ >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA00_CSI0A, >> + RG_CSI0A_DPHY_L0_CKMODE_EN, 0); >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA00_CSI0A, >> + RG_CSI0A_DPHY_L0_CKSEL, 0); >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA00_CSI0A, >> + RG_CSI0A_DPHY_L1_CKMODE_EN, 1); >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA00_CSI0A, >> + RG_CSI0A_DPHY_L1_CKSEL, 0); >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA00_CSI0A, >> + RG_CSI0A_DPHY_L2_CKMODE_EN, 0); >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA00_CSI0A, >> + RG_CSI0A_DPHY_L2_CKSEL, 0); >> +} >> +if (is_cdphy_combo(port)) >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA00_CSI0B, RG_CSI0B_CPHY_EN, 0); >> + >> +/* Only 4d1c need set CSIB: MIPIRX_ANALOG_B_BASE = 0x00001242 */ >> +if (is_4d1c(port)) { >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA00_CSI0B, >> + RG_CSI0B_DPHY_L0_CKMODE_EN, 0); >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA00_CSI0B, >> + RG_CSI0B_DPHY_L0_CKSEL, 1); >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA00_CSI0B, >> + RG_CSI0B_DPHY_L1_CKMODE_EN, 0); >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA00_CSI0B, >> + RG_CSI0B_DPHY_L1_CKSEL, 1); >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA00_CSI0B, >> + RG_CSI0B_DPHY_L2_CKMODE_EN, 0); >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA00_CSI0B, >> + RG_CSI0B_DPHY_L2_CKSEL, 1); >> +} else {/* MIPIRX_ANALOG_BASE = 0x102 */ >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA00_CSI0B, >> + RG_CSI0B_DPHY_L0_CKSEL, 0); >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA00_CSI0B, >> + RG_CSI0B_DPHY_L1_CKMODE_EN, 1); >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA00_CSI0B, >> + RG_CSI0B_DPHY_L1_CKSEL, 0); >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA00_CSI0B, >> + RG_CSI0B_DPHY_L2_CKMODE_EN, 0); >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA00_CSI0B, >> + RG_CSI0B_DPHY_L2_CKSEL, 0); >> +} >> +/* Byte clock invert */ >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANAA8_CSI0A, >> + RG_CSI0A_CDPHY_L0_T0_BYTECK_INVERT, 1); >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANAA8_CSI0A, >> + RG_CSI0A_DPHY_L1_BYTECK_INVERT, 1); >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANAA8_CSI0A, >> + RG_CSI0A_CDPHY_L2_T1_BYTECK_INVERT, 1); >> + >> +if (is_4d1c(port)) { >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANAA8_CSI0B, >> + RG_CSI0B_CDPHY_L0_T0_BYTECK_INVERT, 1); >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANAA8_CSI0B, >> + RG_CSI0B_DPHY_L1_BYTECK_INVERT, 1); >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANAA8_CSI0B, >> + RG_CSI0B_CDPHY_L2_T1_BYTECK_INVERT, 1); >> +} >> + >> +/* Start ANA EQ tuning */ >> +if (is_cdphy_combo(port)) { >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA18_CSI0A, >> + RG_CSI0A_L0_T0AB_EQ_IS, 1); >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA18_CSI0A, >> + RG_CSI0A_L0_T0AB_EQ_BW, 1); >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA1C_CSI0A, >> + RG_CSI0A_L1_T1AB_EQ_IS, 1); >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA1C_CSI0A, >> + RG_CSI0A_L1_T1AB_EQ_BW, 1); >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA20_CSI0A, >> + RG_CSI0A_L2_T1BC_EQ_IS, 1); >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA20_CSI0A, >> + RG_CSI0A_L2_T1BC_EQ_BW, 1); >> + >> +if (is_4d1c(port)) { /* 4d1c */ >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA18_CSI0B, >> + RG_CSI0B_L0_T0AB_EQ_IS, 1); >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA18_CSI0B, >> + RG_CSI0B_L0_T0AB_EQ_BW, 1); >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA1C_CSI0B, >> + RG_CSI0B_L1_T1AB_EQ_IS, 1); >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA1C_CSI0B, >> + RG_CSI0B_L1_T1AB_EQ_BW, 1); >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA20_CSI0B, >> + RG_CSI0B_L2_T1BC_EQ_IS, 1); >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA20_CSI0B, >> + RG_CSI0B_L2_T1BC_EQ_BW, 1); >> +} >> +} else { >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA18_CSI1A, >> + RG_CSI1A_L0_EQ_IS, 1); >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA18_CSI1A, >> + RG_CSI1A_L0_EQ_BW, 1); >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA18_CSI1A, >> + RG_CSI1A_L1_EQ_IS, 1); >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA18_CSI1A, >> + RG_CSI1A_L1_EQ_BW, 1); >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA1C_CSI1A, >> + RG_CSI1A_L2_EQ_IS, 1); >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA1C_CSI1A, >> + RG_CSI1A_L2_EQ_BW, 1); >> + >> +if (is_4d1c(port)) { /* 4d1c */ >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA18_CSI1B, >> + RG_CSI1B_L0_EQ_IS, 1); >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA18_CSI1B, >> + RG_CSI1B_L0_EQ_BW, 1); >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA18_CSI1B, >> + RG_CSI1B_L1_EQ_IS, 1); >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA18_CSI1B, >> + RG_CSI1B_L1_EQ_BW, 1); >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA1C_CSI1B, >> + RG_CSI1B_L2_EQ_IS, 1); >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA1C_CSI1B, >> + RG_CSI1B_L2_EQ_BW, 1); >> +} >> +} >> + >> +/* End ANA EQ tuning */ >> +writel(0x90, pmipi_rx_base + MIPI_RX_ANA40_CSI0A); >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA24_CSI0A, >> + RG_CSI0A_RESERVE, 0x40); >> +if (is_4d1c(port)) >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA24_CSI0B, >> + RG_CSI0B_RESERVE, 0x40); >> +SENINF_BITS(pmipi_rx, MIPI_RX_WRAPPER80_CSI0A, >> + CSR_CSI_RST_MODE, 0); >> +if (is_4d1c(port)) >> +SENINF_BITS(pmipi_rx, MIPI_RX_WRAPPER80_CSI0B, >> + CSR_CSI_RST_MODE, 0); >> +/* ANA power on */ >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA00_CSI0A, >> + RG_CSI0A_BG_CORE_EN, 1); >> +if (is_4d1c(port)) >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA00_CSI0B, >> + RG_CSI0B_BG_CORE_EN, 1); >> +usleep_range(20, 40); >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA00_CSI0A, >> + RG_CSI0A_BG_LPF_EN, 1); >> +if (is_4d1c(port)) >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA00_CSI0B, >> + RG_CSI0B_BG_LPF_EN, 1); >> + >> +udelay(1); >> +/* 4d1c: MIPIRX_CONFIG_CSI_BASE = 0xC9000000; */ >> +if (is_4d1c(port)) { >> +SENINF_BITS(pmipi_rx_conf, MIPI_RX_CON24_CSI0, >> + CSI0_BIST_LN0_MUX, 1); >> +SENINF_BITS(pmipi_rx_conf, MIPI_RX_CON24_CSI0, >> + CSI0_BIST_LN1_MUX, 2); >> +SENINF_BITS(pmipi_rx_conf, MIPI_RX_CON24_CSI0, >> + CSI0_BIST_LN2_MUX, 0); >> +SENINF_BITS(pmipi_rx_conf, MIPI_RX_CON24_CSI0, >> + CSI0_BIST_LN3_MUX, 3); >> +} else { /* 2d1c: MIPIRX_CONFIG_CSI_BASE = 0xE4000000; */ >> +SENINF_BITS(pmipi_rx_conf, MIPI_RX_CON24_CSI0, >> + CSI0_BIST_LN0_MUX, 0); >> +SENINF_BITS(pmipi_rx_conf, MIPI_RX_CON24_CSI0, >> + CSI0_BIST_LN1_MUX, 1); >> +SENINF_BITS(pmipi_rx_conf, MIPI_RX_CON24_CSI0, >> + CSI0_BIST_LN2_MUX, 2); >> +SENINF_BITS(pmipi_rx_conf, MIPI_RX_CON24_CSI0, >> + CSI0_BIST_LN3_MUX, 3); >> +} >> +} >> + >> +static void mtk_seninf_set_csi_mipi(struct mtk_seninf *priv, >> + unsigned int seninf) >> +{ >> +void __iomem *seninf_base = priv->base; >> +void __iomem *pseninf = priv->base + 0x1000 * seninf; >> +unsigned int dpcm = mtk_seninf_get_dpcm(priv); >> +unsigned int data_lane_num = priv->sensor[priv->port].num_data_lanes; >> +unsigned int cal_sel; >> +unsigned int data_header_order = 1; >> +unsigned int val = 0; >> + >> +dev_dbg(priv->dev, "IS_4D1C %d port %d\n", >> +is_4d1c(priv->port), priv->port); >> + >> +switch (priv->port) { >> +case CFG_CSI_PORT_1: >> +cal_sel = 1; >> +SENINF_BITS(seninf_base, SENINF_TOP_PHY_SENINF_CTL_CSI1, >> + DPHY_MODE, 0); >> +SENINF_BITS(seninf_base, SENINF_TOP_PHY_SENINF_CTL_CSI1, >> + CK_SEL_1, 2); >> +SENINF_BITS(seninf_base, SENINF_TOP_PHY_SENINF_CTL_CSI1, >> + PHY_SENINF_LANE_MUX_CSI1_EN, 1); >> +break; >> +case CFG_CSI_PORT_2: >> +cal_sel = 2; >> +SENINF_BITS(seninf_base, SENINF_TOP_PHY_SENINF_CTL_CSI2, >> + DPHY_MODE, 0); >> +SENINF_BITS(seninf_base, SENINF_TOP_PHY_SENINF_CTL_CSI2, >> + CK_SEL_1, 2); >> +SENINF_BITS(seninf_base, SENINF_TOP_PHY_SENINF_CTL_CSI2, >> + PHY_SENINF_LANE_MUX_CSI2_EN, 1); >> +break; >> +case CFG_CSI_PORT_0: >> +cal_sel = 0; >> +SENINF_BITS(seninf_base, SENINF_TOP_PHY_SENINF_CTL_CSI0, >> + DPHY_MODE, 0); >> +SENINF_BITS(seninf_base, SENINF_TOP_PHY_SENINF_CTL_CSI0, >> + CK_SEL_1, 2); >> +SENINF_BITS(seninf_base, SENINF_TOP_PHY_SENINF_CTL_CSI0, >> + PHY_SENINF_LANE_MUX_CSI0_EN, 1); >> +break; >> +case CFG_CSI_PORT_0A: >> +case CFG_CSI_PORT_0B: >> +cal_sel = 0; >> +SENINF_BITS(seninf_base, SENINF_TOP_PHY_SENINF_CTL_CSI0, >> + DPHY_MODE, 1); >> +SENINF_BITS(seninf_base, SENINF_TOP_PHY_SENINF_CTL_CSI0, >> + CK_SEL_1, 1); >> +SENINF_BITS(seninf_base, SENINF_TOP_PHY_SENINF_CTL_CSI0, >> + CK_SEL_2, 1); >> +SENINF_BITS(seninf_base, SENINF_TOP_PHY_SENINF_CTL_CSI0, >> + PHY_SENINF_LANE_MUX_CSI0_EN, 1); >> +break; >> +} >> + >> +/* First Enable Sensor interface and select pad (0x1a04_0200) */ >> +SENINF_BITS(pseninf, SENINF1_CTRL, SENINF_EN, 1); >> +SENINF_BITS(pseninf, SENINF1_CTRL, PAD2CAM_DATA_SEL, PAD_10BIT); >> +SENINF_BITS(pseninf, SENINF1_CTRL, SENINF_SRC_SEL, 0); >> +SENINF_BITS(pseninf, SENINF1_CTRL_EXT, SENINF_CSI2_IP_EN, 1); >> +SENINF_BITS(pseninf, SENINF1_CTRL_EXT, SENINF_NCSI2_IP_EN, 0); >> + >> +mtk_seninf_set_dphy(priv, seninf); >> + >> +/* DPCM Enable */ >> +val = 1 << ((dpcm == 0x2a) ? 15 : ((dpcm & 0xF) + 7)); >> +writel(val, pseninf + SENINF1_CSI2_DPCM); >> + >> +/* Settle delay */ >> +SENINF_BITS(pseninf, SENINF1_CSI2_LNRD_TIMING, >> + DATA_SETTLE_PARAMETER, SENINF_SETTLE_DELAY); >> +/* CSI2 control */ >> +val = readl(pseninf + SENINF1_CSI2_CTL) | (data_header_order << 16) | >> +0x10 | ((1 << data_lane_num) - 1); >> +writel(val, pseninf + SENINF1_CSI2_CTL); >> + >> +SENINF_BITS(pseninf, SENINF1_CSI2_RESYNC_MERGE_CTL, >> + BYPASS_LANE_RESYNC, 0); >> +SENINF_BITS(pseninf, SENINF1_CSI2_RESYNC_MERGE_CTL, CDPHY_SEL, 0); >> +SENINF_BITS(pseninf, SENINF1_CSI2_RESYNC_MERGE_CTL, >> + CPHY_LANE_RESYNC_CNT, 3); >> +SENINF_BITS(pseninf, SENINF1_CSI2_MODE, CSR_CSI2_MODE, 0); >> +SENINF_BITS(pseninf, SENINF1_CSI2_MODE, CSR_CSI2_HEADER_LEN, 0); >> +SENINF_BITS(pseninf, SENINF1_CSI2_DPHY_SYNC, SYNC_SEQ_MASK_0, 0xff00); >> +SENINF_BITS(pseninf, SENINF1_CSI2_DPHY_SYNC, SYNC_SEQ_PAT_0, 0x001d); >> + >> +SENINF_BITS(pseninf, SENINF1_CSI2_CTL, CLOCK_HS_OPTION, 0); >> +SENINF_BITS(pseninf, SENINF1_CSI2_CTL, HSRX_DET_EN, 0); >> +SENINF_BITS(pseninf, SENINF1_CSI2_CTL, HS_TRAIL_EN, 1); >> +SENINF_BITS(pseninf, SENINF1_CSI2_HS_TRAIL, HS_TRAIL_PARAMETER, >> + SENINF_HS_TRAIL_PARAMETER); >> + >> +/* Set debug port to output packet number */ >> +writel(0x8000001A, pseninf + SENINF1_CSI2_DGB_SEL); > > A define for 0x8000001A would be better > >> +/* Enable CSI2 IRQ mask */ >> +/* Turn on all interrupt */ >> +writel(0xffffffff, pseninf + SENINF1_CSI2_INT_EN); >> +/* Write clear CSI2 IRQ */ >> +writel(0xffffffff, pseninf + SENINF1_CSI2_INT_STATUS); >> +/* Enable CSI2 Extend IRQ mask */ >> +/* Turn on all interrupt */ >> +SENINF_BITS(pseninf, SENINF1_CTRL, CSI2_SW_RST, 1); >> +udelay(1); >> +SENINF_BITS(pseninf, SENINF1_CTRL, CSI2_SW_RST, 0); >> +} >> + >> +static int mtk_seninf_power_on(struct mtk_seninf *priv) >> +{ >> +void __iomem *pseninf = priv->base; >> +struct device *dev = priv->dev; >> +int seninf; >> +int ret; >> + >> +seninf = mtk_seninf_csi_port_to_seninf(priv->port); >> +if (seninf < 0) { >> +dev_err(dev, "seninf port mapping fail\n"); >> +return -EINVAL; >> +} >> + >> +ret = pm_runtime_get_sync(priv->dev); >> +if (ret < 0) { >> +dev_err(priv->dev, "Failed to pm_runtime_get_sync: %d\n", ret); >> +pm_runtime_put_noidle(priv->dev); >> +return ret; >> +} >> + >> +/* Configure timestamp */ >> +SENINF_BITS(pseninf, SENINF1_CTRL, SENINF_EN, 1); >> +SENINF_BITS(pseninf, SENINF1_CTRL_EXT, SENINF_CSI2_IP_EN, 1); >> +writel(SENINF_TIMESTAMP_STEP, pseninf + SENINF_TG1_TM_STP); >> + >> +mtk_seninf_set_csi_mipi(priv, (unsigned int)seninf); >> + >> +mtk_seninf_set_mux(priv, (unsigned int)seninf); >> + >> +writel(0x0, pseninf + SENINF_TOP_CAM_MUX_CTRL); >> + >> +return 0; >> +} >> + >> +static void mtk_seninf_power_off(struct mtk_seninf *priv) >> +{ >> +void __iomem *pmipi_rx = priv->csi2_rx[priv->port]; >> +unsigned int seninf = mtk_seninf_csi_port_to_seninf(priv->port); >> +void __iomem *pseninf = priv->base + 0x1000 * seninf; >> + >> +/* Disable CSI2(2.5G) first */ >> +writel(readl(pseninf + SENINF1_CSI2_CTL) & 0xFFFFFFE0, >> +pseninf + SENINF1_CSI2_CTL); >> +/* Disable mipi BG */ >> +switch (priv->port) { >> +case CFG_CSI_PORT_0A: >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA00_CSI0A, >> + RG_CSI0A_BG_CORE_EN, 0); >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA00_CSI0A, >> + RG_CSI0A_BG_LPF_EN, 0); >> +break; >> +case CFG_CSI_PORT_0B: >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA00_CSI0B, >> + RG_CSI0B_BG_CORE_EN, 0); >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA00_CSI0B, >> + RG_CSI0B_BG_LPF_EN, 0); >> +break; >> +default: >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA00_CSI0A, >> + RG_CSI0A_BG_CORE_EN, 0); >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA00_CSI0A, >> + RG_CSI0A_BG_LPF_EN, 0); >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA00_CSI0B, >> + RG_CSI0B_BG_CORE_EN, 0); >> +SENINF_BITS(pmipi_rx, MIPI_RX_ANA00_CSI0B, >> + RG_CSI0B_BG_LPF_EN, 0); >> +break; >> +} >> + >> +pm_runtime_put(priv->dev); >> +} >> + >> +static const struct v4l2_mbus_framefmt mtk_seninf_default_fmt = { >> +.code = MEDIA_BUS_FMT_SBGGR10_1X10, >> +.width = DEFAULT_WIDTH, >> +.height = DEFAULT_HEIGHT, >> +.field = V4L2_FIELD_NONE, >> +.colorspace = V4L2_COLORSPACE_SRGB, >> +.xfer_func = V4L2_XFER_FUNC_DEFAULT, >> +.ycbcr_enc = V4L2_YCBCR_ENC_DEFAULT, >> +.quantization = V4L2_QUANTIZATION_DEFAULT, >> +}; >> + >> +static void init_fmt(struct mtk_seninf *priv) >> +{ >> +unsigned int i; >> + >> +for (i = 0; i < NUM_PADS; i++) >> +priv->fmt[i].format = mtk_seninf_default_fmt; >> +} >> + >> +static int seninf_init_cfg(struct v4l2_subdev *sd, >> + struct v4l2_subdev_pad_config *cfg) >> +{ >> +struct v4l2_mbus_framefmt *mf; >> +unsigned int i; >> + >> +for (i = 0; i < sd->entity.num_pads; i++) { >> +mf = v4l2_subdev_get_try_format(sd, cfg, i); >> +*mf = mtk_seninf_default_fmt; >> +} >> + >> +return 0; >> +} >> + >> +static int seninf_set_fmt(struct v4l2_subdev *sd, >> + struct v4l2_subdev_pad_config *cfg, >> + struct v4l2_subdev_format *fmt) >> +{ >> +struct mtk_seninf *priv = sd_to_mtk_seninf(sd); >> + >> +if (fmt->format.code == ~0U || fmt->format.code == 0) >> +fmt->format.code = MEDIA_BUS_FMT_SBGGR10_1X10; > > Shouldn't you check if the other formats are valid as well? > >> + >> +if (fmt->which == V4L2_SUBDEV_FORMAT_TRY) { >> +*v4l2_subdev_get_try_format(sd, cfg, fmt->pad) = fmt->format; >> +} else { >> +priv->fmt[fmt->pad].pad = fmt->pad; >> +priv->fmt[fmt->pad].format.code = fmt->format.code; >> +priv->fmt[fmt->pad].format.width = fmt->format.width; >> +priv->fmt[fmt->pad].format.height = fmt->format.height; >> +} > > I think you should do a *fmt = fmt[fmt->pad] (also for the try part), otherwise > userspace will think it can modify the other fields (quantization, colorspace, etc). > >> + >> +return 0; >> +} >> + >> +static int seninf_get_fmt(struct v4l2_subdev *sd, >> + struct v4l2_subdev_pad_config *cfg, >> + struct v4l2_subdev_format *fmt) >> +{ >> +struct mtk_seninf *priv = sd_to_mtk_seninf(sd); >> + >> +if (fmt->which == V4L2_SUBDEV_FORMAT_TRY) >> +fmt->format = *v4l2_subdev_get_try_format(sd, cfg, fmt->pad); >> +else >> +fmt->format = priv->fmt[fmt->pad].format; >> + >> +return 0; >> +} >> + >> +static int seninf_enum_mbus_code(struct v4l2_subdev *sd, >> + struct v4l2_subdev_pad_config *cfg, >> + struct v4l2_subdev_mbus_code_enum *code) >> +{ >> +struct mtk_seninf *priv = sd_to_mtk_seninf(sd); >> + >> +code->code = priv->fmt[code->index].format.code; > > You should check if index is valid, and return -EINVAL if it is not. > >> + >> +return 0; >> +} >> + >> +static int seninf_s_stream(struct v4l2_subdev *sd, int on) >> +{ >> +struct mtk_seninf *priv = sd_to_mtk_seninf(sd); >> + >> +if (on) >> +return mtk_seninf_power_on(priv); >> +mtk_seninf_power_off(priv); >> + >> +return 0; >> +}; >> + >> +static const struct v4l2_subdev_pad_ops seninf_subdev_pad_ops = { >> +.link_validate = v4l2_subdev_link_validate_default, >> +.init_cfg = seninf_init_cfg, >> +.set_fmt = seninf_set_fmt, >> +.get_fmt = seninf_get_fmt, >> +.enum_mbus_code = seninf_enum_mbus_code, >> +}; >> + >> +static const struct v4l2_subdev_video_ops seninf_subdev_video_ops = { >> +.s_stream = seninf_s_stream, >> +}; >> + >> +static struct v4l2_subdev_core_ops seninf_subdev_core_ops = { >> +.subscribe_event = v4l2_ctrl_subdev_subscribe_event, >> +.unsubscribe_event= v4l2_event_subdev_unsubscribe, >> +}; >> + >> +static struct v4l2_subdev_ops seninf_subdev_ops = { >> +.core= &seninf_subdev_core_ops, >> +.video= &seninf_subdev_video_ops, >> +.pad= &seninf_subdev_pad_ops, >> +}; >> + >> +static int seninf_link_setup(struct media_entity *entity, >> + const struct media_pad *local, >> + const struct media_pad *remote, u32 flags) >> +{ >> +struct v4l2_subdev *sd; >> +struct mtk_seninf *priv; >> +struct device *dev; >> + >> +sd = media_entity_to_v4l2_subdev(entity); >> +priv = v4l2_get_subdevdata(sd); >> +dev = priv->dev; >> + > > You can simplify the checks below adding here: > if (!(flags & MEDIA_LNK_FL_ENABLED)) > return 0; > >> +if ((local->flags & MEDIA_PAD_FL_SOURCE) && >> + (flags & MEDIA_LNK_FL_ENABLED)) >> +priv->mux_sel = local->index - CAM_MUX_IDX_MIN; >> + >> +if ((local->flags & MEDIA_PAD_FL_SINK) && >> + (flags & MEDIA_LNK_FL_ENABLED)) { > > If a pad is sink, then it is not a source (afaik), then you can use an if/else condition. > >> +/* Select port */ >> +priv->port = local->index; >> +if (priv->port >= NUM_SENSORS) { >> +dev_err(dev, "port index is over number of ports\n"); >> +return -EINVAL; >> +} >> +} >> + >> +return 0; > > Shouldn't you check if there is already a link enabled? > > If I understand correct only a link from the source pads and a link to the sink pads > can be enabled at a time, no? > >> +} >> + >> +static const struct media_entity_operations seninf_media_ops = { >> +.link_setup = seninf_link_setup, >> +.link_validate = v4l2_subdev_link_validate, >> +}; >> + >> +struct sensor_async_subdev { >> +struct v4l2_async_subdev asd; >> +u32 port; >> +u32 lanes; >> +}; >> + >> +static int mtk_seninf_notifier_bound( >> +struct v4l2_async_notifier *notifier, >> +struct v4l2_subdev *sd, >> +struct v4l2_async_subdev *asd) >> +{ >> +struct mtk_seninf *priv = >> +container_of(notifier, struct mtk_seninf, notifier); >> +struct sensor_async_subdev *s_asd = >> +container_of(asd, struct sensor_async_subdev, asd); >> +int ret; >> + >> +dev_dbg(priv->dev, "%s bound with port:%d lanes: %d\n", >> +sd->entity.name, s_asd->port, s_asd->lanes); >> + >> +priv->sensor[s_asd->port].num_data_lanes = s_asd->lanes; >> + >> +ret = media_create_pad_link(&sd->entity, 0, &priv->subdev.entity, >> + s_asd->port, 0); >> +if (ret) { >> +dev_err(priv->dev, "failed to create link for %s\n", >> +sd->entity.name); >> +return ret; >> +} >> + >> +return 0; >> +} >> + >> +static const struct v4l2_async_notifier_operations mtk_seninf_async_ops = { >> +.bound = mtk_seninf_notifier_bound, >> +}; >> + >> +static int mtk_seninf_fwnode_parse(struct device *dev, >> + struct v4l2_fwnode_endpoint *vep, >> + struct v4l2_async_subdev *asd) >> +{ >> +struct sensor_async_subdev *s_asd = >> +container_of(asd, struct sensor_async_subdev, asd); >> + >> +if (vep->bus_type != V4L2_MBUS_CSI2_DPHY) { >> +dev_err(dev, "Only CSI2 bus type is currently supported\n"); >> +return -EINVAL; >> +} >> + >> +s_asd->port = vep->base.port; >> +s_asd->lanes = vep->bus.mipi_csi2.num_data_lanes; >> + >> +return 0; >> +} >> + >> +static int seninf_dump_debug_info(struct mtk_seninf *priv) >> +{ >> +void __iomem *pseninf = priv->base; >> +struct device *dev = priv->dev; >> + >> +/* Sensor Interface Control */ >> +dev_dbg(dev, >> +"SENINF_CSI2_CTL SENINF1:0x%x, 2:0x%x, 3:0x%x, 5:0x%x\n", >> +readl(pseninf + SENINF1_CSI2_CTL), >> +readl(pseninf + SENINF2_CSI2_CTL), >> +readl(pseninf + SENINF3_CSI2_CTL), >> +readl(pseninf + SENINF5_CSI2_CTL)); >> +/* Read width/height */ >> +/* Read interrupt status */ >> +dev_dbg(dev, "SENINF1_IRQ:0x%x, 2:0x%x, 3:0x%x, 5:0x%x\n", >> +readl(pseninf + SENINF1_CSI2_INT_STATUS), >> +readl(pseninf + SENINF2_CSI2_INT_STATUS), >> +readl(pseninf + SENINF3_CSI2_INT_STATUS), >> +readl(pseninf + SENINF5_CSI2_INT_STATUS)); >> +/* Mux1 */ >> +dev_dbg(dev, "SENINF1_MUX_CTRL:0x%x, INTSTA:0x%x, DEBUG_2(0x%x)\n", >> +readl(pseninf + SENINF1_MUX_CTRL), >> +readl(pseninf + SENINF1_MUX_INTSTA), >> +readl(pseninf + SENINF1_MUX_DEBUG_2)); >> +if (readl(pseninf + SENINF1_MUX_INTSTA) & 0x1) { >> +writel(0xffffffff, pseninf + SENINF1_MUX_INTSTA); >> +usleep_range(1000, 1000 * 2); >> +dev_warn(dev, "overrun CTRL:%x INTSTA:%x DEBUG_2:%x\n", >> + readl(pseninf + SENINF1_MUX_CTRL), >> + readl(pseninf + SENINF1_MUX_INTSTA), >> + readl(pseninf + SENINF1_MUX_DEBUG_2)); >> +} >> + >> +return 0; >> +} >> + >> +static int seninf_enable_test_pattern(struct mtk_seninf *priv) >> +{ >> +void __iomem *pseninf = priv->base; >> +unsigned int val; >> + >> +SENINF_BITS(pseninf, SENINF_TOP_CTRL, SENINF1_PCLK_EN, 1); >> +SENINF_BITS(pseninf, SENINF_TOP_CTRL, SENINF2_PCLK_EN, 1); >> +SENINF_BITS(pseninf, SENINF1_CTRL, SENINF_EN, 1); >> +SENINF_BITS(pseninf, SENINF1_CTRL, SENINF_SRC_SEL, 1); >> +SENINF_BITS(pseninf, SENINF1_MUX_CTRL, SENINF_HSYNC_MASK, 1); >> +SENINF_BITS(pseninf, SENINF1_MUX_CTRL, SENINF_SRC_SEL, 1); >> +SENINF_BITS(pseninf, SENINF1_MUX_CTRL, FIFO_PUSH_EN, 0x1f); >> +SENINF_BITS(pseninf, SENINF1_MUX_CTRL, FIFO_FLUSH_EN, 0x1b); >> +SENINF_BITS(pseninf, SENINF1_MUX_CTRL, FIFO_FULL_WR_EN, 1); >> +SENINF_BITS(pseninf, SENINF1_MUX_CTRL, SENINF_MUX_EN, 1); >> +writel(SENINF_IRQ_CLR_SEL|SENINF_ALL_ERR_IRQ_EN, >> + pseninf + SENINF1_MUX_INTEN); >> +writel(0x0, pseninf + SENINF1_MUX_SPARE); >> +writel(0xE2000, pseninf + SENINF1_MUX_CTRL_EXT); >> +writel(0x0, pseninf + SENINF1_MUX_CTRL_EXT); >> +SENINF_BITS(pseninf, SENINF_TG1_TM_CTL, TM_EN, 1); >> +SENINF_BITS(pseninf, SENINF_TG1_TM_CTL, TM_PAT, 0xC); >> +SENINF_BITS(pseninf, SENINF_TG1_TM_CTL, TM_VSYNC, 4); >> +SENINF_BITS(pseninf, SENINF_TG1_TM_CTL, TM_DUMMYPXL, 4); >> +val = (priv->fmt[priv->port].format.height + 0x100) << 16 | >> + (priv->fmt[priv->port].format.width + 0x100); >> +writel(val, pseninf + SENINF_TG1_TM_SIZE); >> +writel(0x0, pseninf + SENINF_TG1_TM_CLK); >> +writel(0x1, pseninf + SENINF_TG1_TM_STP); >> +writel(readl(pseninf + SENINF1_CTRL_EXT) | 0x02, >> +pseninf + SENINF1_CTRL_EXT); >> + >> +return 0; >> +} >> + >> +static int seninf_set_ctrl(struct v4l2_ctrl *ctrl) >> +{ >> +struct mtk_seninf *priv = container_of(ctrl->handler, >> + struct mtk_seninf, ctrl_handler); >> + >> +switch (ctrl->id) { >> +case V4L2_CID_TEST_PATTERN: >> +if (ctrl->val == TEST_GEN_PATTERN) >> +return seninf_enable_test_pattern(priv); >> +else if (ctrl->val == TEST_DUMP_DEBUG_INFO) >> +return seninf_dump_debug_info(priv); >> +else >> +return -EINVAL; >> +} >> + >> +return 0; >> +} >> + >> +static const struct v4l2_ctrl_ops seninf_ctrl_ops = { >> +.s_ctrl = seninf_set_ctrl, >> +}; >> + >> +static const char * const seninf_test_pattern_menu[] = { >> +"Horizontal bars", >> +"Monitor status", >> +}; >> + >> +static int seninf_initialize_controls(struct mtk_seninf *priv) >> +{ >> +struct v4l2_ctrl_handler *handler; >> +int ret; >> + >> +handler = &priv->ctrl_handler; >> +ret = v4l2_ctrl_handler_init(handler, 2); >> +if (ret) >> +return ret; > > A new line here would be nice > >> +v4l2_ctrl_new_std_menu_items(handler, &seninf_ctrl_ops, >> + V4L2_CID_TEST_PATTERN, >> + ARRAY_SIZE(seninf_test_pattern_menu) - 1, >> + 0, 0, seninf_test_pattern_menu); >> + >> +if (handler->error) { >> +ret = handler->error; >> +dev_err(priv->dev, >> +"Failed to init controls(%d)\n", ret); >> +goto err_free_handler; > > you could call > v4l2_ctrl_handler_free(handler); > return ret; > > here instead of having this label > >> +} >> + >> +priv->subdev.ctrl_handler = handler; >> +return 0; >> + >> +err_free_handler: >> +v4l2_ctrl_handler_free(handler); >> + >> +return ret; >> +} >> + >> +static int mtk_seninf_media_register(struct mtk_seninf *priv) >> +{ >> +struct v4l2_subdev *sd = &priv->subdev; >> +struct media_pad *pads = priv->pads; >> +struct device *dev = priv->dev; >> +int i; > > unsigned > >> +int ret; >> + >> +v4l2_subdev_init(sd, &seninf_subdev_ops); >> + >> +init_fmt(priv); >> +ret = seninf_initialize_controls(priv); >> +if (ret) { >> +dev_err(dev, "Failed to initialize controls\n"); >> +return -1; > > -EINVAL > >> +} >> + >> +sd->flags |= (V4L2_SUBDEV_FL_HAS_DEVNODE | V4L2_SUBDEV_FL_HAS_EVENTS); >> + >> +priv->subdev.dev = dev; >> +snprintf(sd->name, V4L2_SUBDEV_NAME_SIZE, "%s", >> + dev_name(dev)); >> +v4l2_set_subdevdata(sd, priv); >> + >> +sd->entity.function = MEDIA_ENT_F_VID_IF_BRIDGE; >> +sd->entity.ops = &seninf_media_ops; >> + >> +for (i = 0; i < NUM_SENSORS; i++) >> +pads[i].flags = MEDIA_PAD_FL_SINK; >> + >> +for (i = CAM_MUX_IDX_MIN; i < NUM_PADS; i++) >> +pads[i].flags = MEDIA_PAD_FL_SOURCE; >> +ret = media_entity_pads_init(&sd->entity, NUM_PADS, pads); >> +if (ret < 0) >> +goto err_free_handler; >> + >> +v4l2_async_notifier_init(&priv->notifier); >> + >> +for (i = 0; i < NUM_SENSORS; ++i) { >> +ret = v4l2_async_notifier_parse_fwnode_endpoints_by_port(dev, >> +&priv->notifier, sizeof(struct sensor_async_subdev), >> +i, mtk_seninf_fwnode_parse); > > I learned recently that v4l2 fwnode wrappers shouldn't be used, please > see the comment just below this function at https://patchwork.kernel.org/patch/11066527/ > >> +if (ret < 0) >> +goto err_clean_entity; >> +} >> + >> +priv->subdev.subdev_notifier = &priv->notifier; >> +priv->notifier.ops = &mtk_seninf_async_ops; >> +ret = v4l2_async_subdev_notifier_register(sd, &priv->notifier); >> +if (ret < 0) { >> +dev_err(dev, "v4l2 async notifier register failed\n"); >> +goto err_clean_notififer; >> +} >> + >> +ret = v4l2_async_register_subdev(sd); >> +if (ret < 0) { >> +dev_err(dev, "v4l2 async register subdev failed\n"); >> +goto err_clean_notififer; >> +} >> +return 0; >> + >> +err_clean_notififer: >> +v4l2_async_notifier_cleanup(&priv->notifier); >> +err_clean_entity: >> +media_entity_cleanup(&sd->entity); >> +err_free_handler: >> +v4l2_ctrl_handler_free(&priv->ctrl_handler); >> + >> +return ret; >> +} >> + >> +static int seninf_probe(struct platform_device *pdev) >> +{ >> +/* List of clocks required by seninf */ >> +static const char * const clk_names[] = { >> +"CLK_CAM_SENINF", "CLK_TOP_MUX_SENINF" >> +}; >> +struct resource *res; >> +struct mtk_seninf *priv; >> +struct device *dev = &pdev->dev; >> +int i, ret; > > unsigned int i > >> + >> +priv = devm_kzalloc(dev, sizeof(struct mtk_seninf), GFP_KERNEL); >> +if (!priv) >> +return -ENOMEM; >> + >> +dev_set_drvdata(dev, priv); >> +priv->dev = dev; >> + >> +res = platform_get_resource(pdev, IORESOURCE_MEM, 0); >> +priv->base = devm_ioremap_resource(dev, res); >> +if (IS_ERR(priv->base)) >> +return PTR_ERR(priv->base); >> + >> +res = platform_get_resource(pdev, IORESOURCE_MEM, 1); >> +priv->rx = devm_ioremap_resource(dev, res); >> +if (IS_ERR(priv->rx)) >> +return PTR_ERR(priv->rx); >> + >> +priv->csi2_rx[CFG_CSI_PORT_0] = priv->rx; >> +priv->csi2_rx[CFG_CSI_PORT_0A] = priv->rx + CSI_PORT_0A_ADDR_OFST; >> +priv->csi2_rx[CFG_CSI_PORT_0B] = priv->rx + CSI_PORT_0B_ADDR_OFST; >> +priv->csi2_rx[CFG_CSI_PORT_1] = priv->rx + CSI_PORT_1_ADDR_OFST; >> +priv->csi2_rx[CFG_CSI_PORT_2] = priv->rx + CSI_PORT_2_ADDR_OFST; >> + >> +priv->num_clks = ARRAY_SIZE(clk_names); >> +priv->clks = devm_kcalloc(dev, priv->num_clks, >> + sizeof(*priv->clks), GFP_KERNEL); >> +if (!priv->clks) >> +return -ENOMEM; >> + >> +for (i = 0; i < priv->num_clks; ++i) >> +priv->clks[i].id = clk_names[i]; >> + >> +ret = devm_clk_bulk_get(dev, priv->num_clks, priv->clks); >> +if (ret) { >> +dev_err(dev, "failed to get seninf clock:%d\n", ret); >> +return ret; >> +} >> + >> +ret = mtk_seninf_media_register(priv); >> +if (!ret) /* register success */ >> +pm_runtime_enable(dev); >> + >> +return ret; >> +} >> + >> +static int seninf_pm_suspend(struct device *dev) >> +{ >> +struct mtk_seninf *priv = dev_get_drvdata(dev); >> + >> +dev_dbg(dev, "seninf runtime suspend\n"); >> +clk_bulk_disable_unprepare(priv->num_clks, priv->clks); >> + >> +return 0; >> +} >> + >> +static int seninf_pm_resume(struct device *dev) >> +{ >> +struct mtk_seninf *priv = dev_get_drvdata(dev); >> +int ret; >> + >> +dev_dbg(dev, "seninf runtime resume\n"); >> +ret = clk_bulk_prepare_enable(priv->num_clks, priv->clks); >> +if (ret) { >> +dev_err(dev, "failed to enable clock:%d\n", ret); >> +return ret; >> +} >> + >> +return 0; >> +} >> + >> +static const struct dev_pm_ops runtime_pm_ops = { >> +SET_RUNTIME_PM_OPS(seninf_pm_suspend, seninf_pm_resume, NULL) >> +}; >> + >> +static int seninf_remove(struct platform_device *pdev) >> +{ >> +struct mtk_seninf *priv = dev_get_drvdata(&pdev->dev); >> +struct v4l2_subdev *subdev = &priv->subdev; >> + >> +media_entity_cleanup(&subdev->entity); >> +v4l2_async_unregister_subdev(subdev); >> +v4l2_ctrl_handler_free(&priv->ctrl_handler); >> + >> +pm_runtime_disable(priv->dev); >> + >> +return 0; >> +} >> + >> +#ifdef CONFIG_OF >> +static const struct of_device_id mtk_seninf_of_match[] = { >> +{.compatible = "mediatek,mt8183-seninf"}, >> +{}, >> +}; >> +MODULE_DEVICE_TABLE(of, mtk_seninf_of_match); >> +#endif >> + >> +static struct platform_driver seninf_pdrv = { >> +.driver= { >> +.name= "seninf", >> +.pm = &runtime_pm_ops, >> +.of_match_table = of_match_ptr(mtk_seninf_of_match), >> +}, >> +.probe= seninf_probe, >> +.remove= seninf_remove, >> +}; >> + >> +module_platform_driver(seninf_pdrv); >> + >> +MODULE_DESCRIPTION("MTK sensor interface driver"); >> +MODULE_AUTHOR("Louis Kuo "); >> +MODULE_LICENSE("GPL v2"); >> diff --git a/drivers/media/platform/mtk-isp/isp_50/seninf/mtk_seninf_def.h b/drivers/media/platform/mtk-isp/isp_50/seninf/mtk_seninf_def.h >> new file mode 100644 >> index 000000000000..b59ad5bf2470 >> --- /dev/null >> +++ b/drivers/media/platform/mtk-isp/isp_50/seninf/mtk_seninf_def.h > > Definitions here seems to be used only in mtk_seninf.c right? You can move all this > to mtk_seninf.c file and remove this header. > >> @@ -0,0 +1,72 @@ >> +/* SPDX-License-Identifier: GPL-2.0 */ >> + >> +#ifndef __SENINF_DRV_DEF_H__ >> +#define __SENINF_DRV_DEF_H__ >> + >> +#define SENINF_TIMESTAMP_STEP0x67 >> +#define SENINF_SETTLE_DELAY0x15 >> +#define SENINF_HS_TRAIL_PARAMETER0x8 >> + >> +#define NUM_PADS12 >> +#define NUM_SENSORS4 > > I was wondering if you could have several sensors per port. > >> +#define CAM_MUX_IDX_MINNUM_SENSORS >> +#define DEFAULT_WIDTH1600 >> +#define DEFAULT_HEIGHT1200 >> + >> +#define PAD_10BIT0 >> + >> +#define TEST_MODEL 0 >> +#define NORMAL_MODEL 1 >> + >> +#define CSI_PORT_0A_ADDR_OFST0 >> +#define CSI_PORT_0B_ADDR_OFST0x1000 >> +#define CSI_PORT_1_ADDR_OFST0x2000 >> +#define CSI_PORT_2_ADDR_OFST0x4000 >> + >> +#define SENINF_ALL_ERR_IRQ_EN0x7F >> +#define SENINF_IRQ_CLR_SEL0x80000000 >> + >> +#define MIPI_SENSOR0x8 >> + >> +enum { >> +TEST_GEN_PATTERN = 0x0, >> +TEST_DUMP_DEBUG_INFO, >> +}; > > it would be better to name enums (better yet with docs). > same comments for the enums below. > >> + >> +enum { >> +CFG_CSI_PORT_0 = 0x0,/* 4D1C */ >> +CFG_CSI_PORT_1,/* 4D1C */ >> +CFG_CSI_PORT_2,/* 4D1C */ >> +CFG_CSI_PORT_0A,/* 2D1C */ >> +CFG_CSI_PORT_0B,/* 2D1C */ >> +CFG_CSI_PORT_MAX_NUM, >> +CFG_CSI_PORT_NONE/*for non-MIPI sensor */ >> +}; >> + >> +enum { >> +ONE_PIXEL_MODE = 0x0, >> +TWO_PIXEL_MODE = 0x1, >> +FOUR_PIXEL_MODE = 0x2, >> +}; >> + >> +enum { >> +SENINF_1 = 0x0, >> +SENINF_2 = 0x1, >> +SENINF_3 = 0x2, >> +SENINF_4 = 0x3, >> +SENINF_5 = 0x4, >> +SENINF_NUM, >> +}; >> + >> +enum { >> +RAW_8BIT_FMT = 0x0, >> +RAW_10BIT_FMT = 0x1, >> +RAW_12BIT_FMT = 0x2, >> +YUV422_FMT = 0x3, >> +RAW_14BIT_FMT = 0x4, >> +RGB565_MIPI_FMT = 0x5, >> +RGB888_MIPI_FMT = 0x6, >> +JPEG_FMT = 0x7 >> +}; >> + >> +#endif /*__SENINF_DRV_DEF_H__ */ >> diff --git a/drivers/media/platform/mtk-isp/isp_50/seninf/mtk_seninf_reg.h b/drivers/media/platform/mtk-isp/isp_50/seninf/mtk_seninf_reg.h >> new file mode 100644 >> index 000000000000..ffa28e56143f >> --- /dev/null >> +++ b/drivers/media/platform/mtk-isp/isp_50/seninf/mtk_seninf_reg.h >> @@ -0,0 +1,7747 @@ >> +/* SPDX-License-Identifier: GPL-2.0 */ >> + >> +#ifndef __SENINF_REG_H__ >> +#define __SENINF_REG_H__ >> + >> +#define MIPI_RX_ANA00_CSI0A 0x0000 >> +#define MIPI_RX_ANA00_CSI0A_RG_CSI0A_CPHY_EN_SHIFT 0 >> +#define MIPI_RX_ANA00_CSI0A_RG_CSI0A_CPHY_EN_MASK (0x1 << 0) > > You can use the BIT(b) macro. > Same comment for the others values below. > > I would also add a prefix to all these macros MTK_SENINF_ > > It would be nice to align the values in the same tabulation. > >> +#define MIPI_RX_ANA00_CSI0A_RG_CSI0A_EQ_PROTECT_EN_SHIFT 1 >> +#define MIPI_RX_ANA00_CSI0A_RG_CSI0A_EQ_PROTECT_EN_MASK (0x1 << 1) >> +#define MIPI_RX_ANA00_CSI0A_RG_CSI0A_BG_LPF_EN_SHIFT 2 >> +#define MIPI_RX_ANA00_CSI0A_RG_CSI0A_BG_LPF_EN_MASK (0x1 << 2) >> +#define MIPI_RX_ANA00_CSI0A_RG_CSI0A_BG_CORE_EN_SHIFT 3 >> +#define MIPI_RX_ANA00_CSI0A_RG_CSI0A_BG_CORE_EN_MASK (0x1 << 3) >> +#define MIPI_RX_ANA00_CSI0A_RG_CSI0A_DPHY_L0_CKMODE_EN_SHIFT 5 >> +#define MIPI_RX_ANA00_CSI0A_RG_CSI0A_DPHY_L0_CKMODE_EN_MASK (0x1 << 5) >> +#define MIPI_RX_ANA00_CSI0A_RG_CSI0A_DPHY_L0_CKSEL_SHIFT 6 >> +#define MIPI_RX_ANA00_CSI0A_RG_CSI0A_DPHY_L0_CKSEL_MASK (0x1 << 6) >> +#define MIPI_RX_ANA00_CSI0A_RG_CSI0A_DPHY_L1_CKMODE_EN_SHIFT 8 >> +#define MIPI_RX_ANA00_CSI0A_RG_CSI0A_DPHY_L1_CKMODE_EN_MASK (0x1 << 8) >> +#define MIPI_RX_ANA00_CSI0A_RG_CSI0A_DPHY_L1_CKSEL_SHIFT 9 >> +#define MIPI_RX_ANA00_CSI0A_RG_CSI0A_DPHY_L1_CKSEL_MASK (0x1 << 9) >> +#define MIPI_RX_ANA00_CSI0A_RG_CSI0A_DPHY_L2_CKMODE_EN_SHIFT 11 >> +#define MIPI_RX_ANA00_CSI0A_RG_CSI0A_DPHY_L2_CKMODE_EN_MASK (0x1 << 11) >> +#define MIPI_RX_ANA00_CSI0A_RG_CSI0A_DPHY_L2_CKSEL_SHIFT 12 >> +#define MIPI_RX_ANA00_CSI0A_RG_CSI0A_DPHY_L2_CKSEL_MASK (0x1 << 12) >> +#define MIPI_RX_ANA04_CSI0A 0x0004 >> +#define MIPI_RX_ANA04_CSI0A_RG_CSI0A_BG_LPRX_VTH_SEL_SHIFT 0 >> +#define MIPI_RX_ANA04_CSI0A_RG_CSI0A_BG_LPRX_VTH_SEL_MASK (0x7 << 0) >> +#define MIPI_RX_ANA04_CSI0A_RG_CSI0A_BG_LPRX_VTL_SEL_SHIFT 4 >> +#define MIPI_RX_ANA04_CSI0A_RG_CSI0A_BG_LPRX_VTL_SEL_MASK (0x7 << 4) >> +#define MIPI_RX_ANA04_CSI0A_RG_CSI0A_BG_HSDET_VTH_SEL_SHIFT 8 >> +#define MIPI_RX_ANA04_CSI0A_RG_CSI0A_BG_HSDET_VTH_SEL_MASK (0x7 << 8) >> +#define MIPI_RX_ANA04_CSI0A_RG_CSI0A_BG_HSDET_VTL_SEL_SHIFT 12 >> +#define MIPI_RX_ANA04_CSI0A_RG_CSI0A_BG_HSDET_VTL_SEL_MASK (0x7 << 12) >> +#define MIPI_RX_ANA04_CSI0A_RG_CSI0A_BG_VREF_SEL_SHIFT 16 >> +#define MIPI_RX_ANA04_CSI0A_RG_CSI0A_BG_VREF_SEL_MASK (0xf << 16) >> +#define MIPI_RX_ANA04_CSI0A_RG_CSI0A_BG_MON_VREF_SEL_SHIFT 24 >> +#define MIPI_RX_ANA04_CSI0A_RG_CSI0A_BG_MON_VREF_SEL_MASK (0xf << 24) >> +#define MIPI_RX_ANA04_CSI0A_RG_CSI0A_FORCE_HSRT_EN_SHIFT 28 >> +#define MIPI_RX_ANA04_CSI0A_RG_CSI0A_FORCE_HSRT_EN_MASK (0x1 << 28) >> +#define MIPI_RX_ANA08_CSI0A 0x0008 >> +#define MIPI_RX_ANA08_CSI0A_RG_CSI0A_L0P_T0A_HSRT_CODE_SHIFT 0 >> +#define MIPI_RX_ANA08_CSI0A_RG_CSI0A_L0P_T0A_HSRT_CODE_MASK (0x1f << 0) >> +#define MIPI_RX_ANA08_CSI0A_RG_CSI0A_L0N_T0B_HSRT_CODE_SHIFT 8 >> +#define MIPI_RX_ANA08_CSI0A_RG_CSI0A_L0N_T0B_HSRT_CODE_MASK (0x1f << 8) >> +#define MIPI_RX_ANA08_CSI0A_RG_CSI0A_L1P_T0C_HSRT_CODE_SHIFT 16 >> +#define MIPI_RX_ANA08_CSI0A_RG_CSI0A_L1P_T0C_HSRT_CODE_MASK (0x1f << 16) >> +#define MIPI_RX_ANA08_CSI0A_RG_CSI0A_L1N_T1A_HSRT_CODE_SHIFT 24 >> +#define MIPI_RX_ANA08_CSI0A_RG_CSI0A_L1N_T1A_HSRT_CODE_MASK (0x1f << 24) >> +#define MIPI_RX_ANA0C_CSI0A 0x000C >> +#define MIPI_RX_ANA0C_CSI0A_RG_CSI0A_L2P_T1B_HSRT_CODE_SHIFT 0 >> +#define MIPI_RX_ANA0C_CSI0A_RG_CSI0A_L2P_T1B_HSRT_CODE_MASK (0x1f << 0) >> +#define MIPI_RX_ANA0C_CSI0A_RG_CSI0A_L2N_T1C_HSRT_CODE_SHIFT 8 >> +#define MIPI_RX_ANA0C_CSI0A_RG_CSI0A_L2N_T1C_HSRT_CODE_MASK (0x1f << 8) >> +#define MIPI_RX_ANA10_CSI0A 0x0010 >> +#define MIPI_RX_ANA10_CSI0A_RG_CSI0A_DPHY_L0_DELAYCAL_EN_SHIFT 0 >> +#define MIPI_RX_ANA10_CSI0A_RG_CSI0A_DPHY_L0_DELAYCAL_EN_MASK (0x1 << 0) >> +#define MIPI_RX_ANA10_CSI0A_RG_CSI0A_DPHY_L0_DELAYCAL_RSTB_SHIFT 1 >> +#define MIPI_RX_ANA10_CSI0A_RG_CSI0A_DPHY_L0_DELAYCAL_RSTB_MASK (0x1 << 1) >> +#define MIPI_RX_ANA10_CSI0A_RG_CSI0A_DPHY_L0_VREF_SEL_SHIFT 2 >> +#define MIPI_RX_ANA10_CSI0A_RG_CSI0A_DPHY_L0_VREF_SEL_MASK (0x3f << 2) >> +#define MIPI_RX_ANA10_CSI0A_RG_CSI0A_DPHY_L1_DELAYCAL_EN_SHIFT 8 >> +#define MIPI_RX_ANA10_CSI0A_RG_CSI0A_DPHY_L1_DELAYCAL_EN_MASK (0x1 << 8) >> +#define MIPI_RX_ANA10_CSI0A_RG_CSI0A_DPHY_L1_DELAYCAL_RSTB_SHIFT 9 >> +#define MIPI_RX_ANA10_CSI0A_RG_CSI0A_DPHY_L1_DELAYCAL_RSTB_MASK (0x1 << 9) >> +#define MIPI_RX_ANA10_CSI0A_RG_CSI0A_DPHY_L1_VREF_SEL_SHIFT 10 >> +#define MIPI_RX_ANA10_CSI0A_RG_CSI0A_DPHY_L1_VREF_SEL_MASK (0x3f << 10) >> +#define MIPI_RX_ANA10_CSI0A_RG_CSI0A_DPHY_L2_DELAYCAL_EN_SHIFT 16 >> +#define MIPI_RX_ANA10_CSI0A_RG_CSI0A_DPHY_L2_DELAYCAL_EN_MASK (0x1 << 16) >> +#define MIPI_RX_ANA10_CSI0A_RG_CSI0A_DPHY_L2_DELAYCAL_RSTB_SHIFT 17 >> +#define MIPI_RX_ANA10_CSI0A_RG_CSI0A_DPHY_L2_DELAYCAL_RSTB_MASK (0x1 << 17) >> +#define MIPI_RX_ANA10_CSI0A_RG_CSI0A_DPHY_L2_VREF_SEL_SHIFT 18 >> +#define MIPI_RX_ANA10_CSI0A_RG_CSI0A_DPHY_L2_VREF_SEL_MASK (0x3f << 18) >> +#define MIPI_RX_ANA10_CSI0A_RG_CSI0A_CPHY_T0_CDR_DELAYCAL_EN_SHIFT 24 >> +#define MIPI_RX_ANA10_CSI0A_RG_CSI0A_CPHY_T0_CDR_DELAYCAL_EN_MASK (0x1 << 24) >> +#define MIPI_RX_ANA10_CSI0A_RG_CSI0A_CPHY_T0_CDR_DELAYCAL_RSTB_SHIFT 25 >> +#define MIPI_RX_ANA10_CSI0A_RG_CSI0A_CPHY_T0_CDR_DELAYCAL_RSTB_MASK (0x1 << 25) >> +#define MIPI_RX_ANA10_CSI0A_RG_CSI0A_CPHY_T0_VREF_SEL_SHIFT 26 >> +#define MIPI_RX_ANA10_CSI0A_RG_CSI0A_CPHY_T0_VREF_SEL_MASK (0x3f << 26) >> +#define MIPI_RX_ANA14_CSI0A 0x0014 >> +#define MIPI_RX_ANA14_CSI0A_RG_CSI0A_CPHY_T1_CDR_DELAYCAL_EN_SHIFT 0 >> +#define MIPI_RX_ANA14_CSI0A_RG_CSI0A_CPHY_T1_CDR_DELAYCAL_EN_MASK (0x1 << 0) >> +#define MIPI_RX_ANA14_CSI0A_RG_CSI0A_CPHY_T1_CDR_DELAYCAL_RSTB_SHIFT 1 >> +#define MIPI_RX_ANA14_CSI0A_RG_CSI0A_CPHY_T1_CDR_DELAYCAL_RSTB_MASK (0x1 << 1) >> +#define MIPI_RX_ANA14_CSI0A_RG_CSI0A_CPHY_T1_VREF_SEL_SHIFT 2 >> +#define MIPI_RX_ANA14_CSI0A_RG_CSI0A_CPHY_T1_VREF_SEL_MASK (0x3f << 2) >> +#define MIPI_RX_ANA18_CSI0A 0x0018 >> +#define MIPI_RX_ANA18_CSI0A_RG_CSI0A_L0_T0AB_EQ_OS_CAL_EN_SHIFT 0 >> +#define MIPI_RX_ANA18_CSI0A_RG_CSI0A_L0_T0AB_EQ_OS_CAL_EN_MASK (0x1 << 0) >> +#define MIPI_RX_ANA18_CSI0A_RG_CSI0A_L0_T0AB_EQ_MON_EN_SHIFT 1 >> +#define MIPI_RX_ANA18_CSI0A_RG_CSI0A_L0_T0AB_EQ_MON_EN_MASK (0x1 << 1) >> +#define MIPI_RX_ANA18_CSI0A_RG_CSI0A_L0_T0AB_EQ_SCA_SHIFT 2 >> +#define MIPI_RX_ANA18_CSI0A_RG_CSI0A_L0_T0AB_EQ_SCA_MASK (0x1 << 2) >> +#define MIPI_RX_ANA18_CSI0A_RG_CSI0A_L0_T0AB_EQ_SCB_SHIFT 3 >> +#define MIPI_RX_ANA18_CSI0A_RG_CSI0A_L0_T0AB_EQ_SCB_MASK (0x1 << 3) >> +#define MIPI_RX_ANA18_CSI0A_RG_CSI0A_L0_T0AB_EQ_IS_SHIFT 4 >> +#define MIPI_RX_ANA18_CSI0A_RG_CSI0A_L0_T0AB_EQ_IS_MASK (0x3 << 4) >> +#define MIPI_RX_ANA18_CSI0A_RG_CSI0A_L0_T0AB_EQ_BW_SHIFT 6 >> +#define MIPI_RX_ANA18_CSI0A_RG_CSI0A_L0_T0AB_EQ_BW_MASK (0x3 << 6) >> +#define MIPI_RX_ANA18_CSI0A_RG_CSI0A_L0_T0AB_EQ_SRA_SHIFT 8 >> +#define MIPI_RX_ANA18_CSI0A_RG_CSI0A_L0_T0AB_EQ_SRA_MASK (0xf << 8) >> +#define MIPI_RX_ANA18_CSI0A_RG_CSI0A_L0_T0AB_EQ_SRB_SHIFT 12 >> +#define MIPI_RX_ANA18_CSI0A_RG_CSI0A_L0_T0AB_EQ_SRB_MASK (0xf << 12) >> +#define MIPI_RX_ANA18_CSI0A_RG_CSI0A_XX_T0CA_EQ_OS_CAL_EN_SHIFT 16 >> +#define MIPI_RX_ANA18_CSI0A_RG_CSI0A_XX_T0CA_EQ_OS_CAL_EN_MASK (0x1 << 16) >> +#define MIPI_RX_ANA18_CSI0A_RG_CSI0A_XX_T0CA_EQ_MON_EN_SHIFT 17 >> +#define MIPI_RX_ANA18_CSI0A_RG_CSI0A_XX_T0CA_EQ_MON_EN_MASK (0x1 << 17) >> +#define MIPI_RX_ANA18_CSI0A_RG_CSI0A_XX_T0CA_EQ_SCA_SHIFT 18 >> +#define MIPI_RX_ANA18_CSI0A_RG_CSI0A_XX_T0CA_EQ_SCA_MASK (0x1 << 18) >> +#define MIPI_RX_ANA18_CSI0A_RG_CSI0A_XX_T0CA_EQ_SCB_SHIFT 19 >> +#define MIPI_RX_ANA18_CSI0A_RG_CSI0A_XX_T0CA_EQ_SCB_MASK (0x1 << 19) >> +#define MIPI_RX_ANA18_CSI0A_RG_CSI0A_XX_T0CA_EQ_IS_SHIFT 20 >> +#define MIPI_RX_ANA18_CSI0A_RG_CSI0A_XX_T0CA_EQ_IS_MASK (0x3 << 20) >> +#define MIPI_RX_ANA18_CSI0A_RG_CSI0A_XX_T0CA_EQ_BW_SHIFT 22 >> +#define MIPI_RX_ANA18_CSI0A_RG_CSI0A_XX_T0CA_EQ_BW_MASK (0x3 << 22) >> +#define MIPI_RX_ANA18_CSI0A_RG_CSI0A_XX_T0CA_EQ_SRA_SHIFT 24 >> +#define MIPI_RX_ANA18_CSI0A_RG_CSI0A_XX_T0CA_EQ_SRA_MASK (0xf << 24) >> +#define MIPI_RX_ANA18_CSI0A_RG_CSI0A_XX_T0CA_EQ_SRB_SHIFT 28 >> +#define MIPI_RX_ANA18_CSI0A_RG_CSI0A_XX_T0CA_EQ_SRB_MASK (0xf << 28) >> +#define MIPI_RX_ANA1C_CSI0A 0x001C >> +#define MIPI_RX_ANA1C_CSI0A_RG_CSI0A_XX_T0BC_EQ_OS_CAL_EN_SHIFT 0 >> +#define MIPI_RX_ANA1C_CSI0A_RG_CSI0A_XX_T0BC_EQ_OS_CAL_EN_MASK (0x1 << 0) >> +#define MIPI_RX_ANA1C_CSI0A_RG_CSI0A_XX_T0BC_EQ_MON_EN_SHIFT 1 >> +#define MIPI_RX_ANA1C_CSI0A_RG_CSI0A_XX_T0BC_EQ_MON_EN_MASK (0x1 << 1) >> +#define MIPI_RX_ANA1C_CSI0A_RG_CSI0A_XX_T0BC_EQ_SCA_SHIFT 2 >> +#define MIPI_RX_ANA1C_CSI0A_RG_CSI0A_XX_T0BC_EQ_SCA_MASK (0x1 << 2) >> +#define MIPI_RX_ANA1C_CSI0A_RG_CSI0A_XX_T0BC_EQ_SCB_SHIFT 3 >> +#define MIPI_RX_ANA1C_CSI0A_RG_CSI0A_XX_T0BC_EQ_SCB_MASK (0x1 << 3) >> +#define MIPI_RX_ANA1C_CSI0A_RG_CSI0A_XX_T0BC_EQ_IS_SHIFT 4 >> +#define MIPI_RX_ANA1C_CSI0A_RG_CSI0A_XX_T0BC_EQ_IS_MASK (0x3 << 4) >> +#define MIPI_RX_ANA1C_CSI0A_RG_CSI0A_XX_T0BC_EQ_BW_SHIFT 6 >> +#define MIPI_RX_ANA1C_CSI0A_RG_CSI0A_XX_T0BC_EQ_BW_MASK (0x3 << 6) >> +#define MIPI_RX_ANA1C_CSI0A_RG_CSI0A_XX_T0BC_EQ_SRA_SHIFT 8 >> +#define MIPI_RX_ANA1C_CSI0A_RG_CSI0A_XX_T0BC_EQ_SRA_MASK (0xf << 8) >> +#define MIPI_RX_ANA1C_CSI0A_RG_CSI0A_XX_T0BC_EQ_SRB_SHIFT 12 >> +#define MIPI_RX_ANA1C_CSI0A_RG_CSI0A_XX_T0BC_EQ_SRB_MASK (0xf << 12) >> +#define MIPI_RX_ANA1C_CSI0A_RG_CSI0A_L1_T1AB_EQ_OS_CAL_EN_SHIFT 16 >> +#define MIPI_RX_ANA1C_CSI0A_RG_CSI0A_L1_T1AB_EQ_OS_CAL_EN_MASK (0x1 << 16) >> +#define MIPI_RX_ANA1C_CSI0A_RG_CSI0A_L1_T1AB_EQ_MON_EN_SHIFT 17 >> +#define MIPI_RX_ANA1C_CSI0A_RG_CSI0A_L1_T1AB_EQ_MON_EN_MASK (0x1 << 17) >> +#define MIPI_RX_ANA1C_CSI0A_RG_CSI0A_L1_T1AB_EQ_SCA_SHIFT 18 >> +#define MIPI_RX_ANA1C_CSI0A_RG_CSI0A_L1_T1AB_EQ_SCA_MASK (0x1 << 18) >> +#define MIPI_RX_ANA1C_CSI0A_RG_CSI0A_L1_T1AB_EQ_SCB_SHIFT 19 >> +#define MIPI_RX_ANA1C_CSI0A_RG_CSI0A_L1_T1AB_EQ_SCB_MASK (0x1 << 19) >> +#define MIPI_RX_ANA1C_CSI0A_RG_CSI0A_L1_T1AB_EQ_IS_SHIFT 20 >> +#define MIPI_RX_ANA1C_CSI0A_RG_CSI0A_L1_T1AB_EQ_IS_MASK (0x3 << 20) >> +#define MIPI_RX_ANA1C_CSI0A_RG_CSI0A_L1_T1AB_EQ_BW_SHIFT 22 >> +#define MIPI_RX_ANA1C_CSI0A_RG_CSI0A_L1_T1AB_EQ_BW_MASK (0x3 << 22) >> +#define MIPI_RX_ANA1C_CSI0A_RG_CSI0A_L1_T1AB_EQ_SRA_SHIFT 24 >> +#define MIPI_RX_ANA1C_CSI0A_RG_CSI0A_L1_T1AB_EQ_SRA_MASK (0xf << 24) >> +#define MIPI_RX_ANA1C_CSI0A_RG_CSI0A_L1_T1AB_EQ_SRB_SHIFT 28 >> +#define MIPI_RX_ANA1C_CSI0A_RG_CSI0A_L1_T1AB_EQ_SRB_MASK (0xf << 28) >> +#define MIPI_RX_ANA20_CSI0A 0x0020 >> +#define MIPI_RX_ANA20_CSI0A_RG_CSI0A_XX_T1CA_EQ_OS_CAL_EN_SHIFT 0 >> +#define MIPI_RX_ANA20_CSI0A_RG_CSI0A_XX_T1CA_EQ_OS_CAL_EN_MASK (0x1 << 0) >> +#define MIPI_RX_ANA20_CSI0A_RG_CSI0A_XX_T1CA_EQ_MON_EN_SHIFT 1 >> +#define MIPI_RX_ANA20_CSI0A_RG_CSI0A_XX_T1CA_EQ_MON_EN_MASK (0x1 << 1) >> +#define MIPI_RX_ANA20_CSI0A_RG_CSI0A_XX_T1CA_EQ_SCA_SHIFT 2 >> +#define MIPI_RX_ANA20_CSI0A_RG_CSI0A_XX_T1CA_EQ_SCA_MASK (0x1 << 2) >> +#define MIPI_RX_ANA20_CSI0A_RG_CSI0A_XX_T1CA_EQ_SCB_SHIFT 3 >> +#define MIPI_RX_ANA20_CSI0A_RG_CSI0A_XX_T1CA_EQ_SCB_MASK (0x1 << 3) >> +#define MIPI_RX_ANA20_CSI0A_RG_CSI0A_XX_T1CA_EQ_IS_SHIFT 4 >> +#define MIPI_RX_ANA20_CSI0A_RG_CSI0A_XX_T1CA_EQ_IS_MASK (0x3 << 4) >> +#define MIPI_RX_ANA20_CSI0A_RG_CSI0A_XX_T1CA_EQ_BW_SHIFT 6 >> +#define MIPI_RX_ANA20_CSI0A_RG_CSI0A_XX_T1CA_EQ_BW_MASK (0x3 << 6) >> +#define MIPI_RX_ANA20_CSI0A_RG_CSI0A_XX_T1CA_EQ_SRA_SHIFT 8 >> +#define MIPI_RX_ANA20_CSI0A_RG_CSI0A_XX_T1CA_EQ_SRA_MASK (0xf << 8) >> +#define MIPI_RX_ANA20_CSI0A_RG_CSI0A_XX_T1CA_EQ_SRB_SHIFT 12 >> +#define MIPI_RX_ANA20_CSI0A_RG_CSI0A_XX_T1CA_EQ_SRB_MASK (0xf << 12) >> +#define MIPI_RX_ANA20_CSI0A_RG_CSI0A_L2_T1BC_EQ_OS_CAL_EN_SHIFT 16 >> +#define MIPI_RX_ANA20_CSI0A_RG_CSI0A_L2_T1BC_EQ_OS_CAL_EN_MASK (0x1 << 16) >> +#define MIPI_RX_ANA20_CSI0A_RG_CSI0A_L2_T1BC_EQ_MON_EN_SHIFT 17 >> +#define MIPI_RX_ANA20_CSI0A_RG_CSI0A_L2_T1BC_EQ_MON_EN_MASK (0x1 << 17) >> +#define MIPI_RX_ANA20_CSI0A_RG_CSI0A_L2_T1BC_EQ_SCA_SHIFT 18 >> +#define MIPI_RX_ANA20_CSI0A_RG_CSI0A_L2_T1BC_EQ_SCA_MASK (0x1 << 18) >> +#define MIPI_RX_ANA20_CSI0A_RG_CSI0A_L2_T1BC_EQ_SCB_SHIFT 19 >> +#define MIPI_RX_ANA20_CSI0A_RG_CSI0A_L2_T1BC_EQ_SCB_MASK (0x1 << 19) >> +#define MIPI_RX_ANA20_CSI0A_RG_CSI0A_L2_T1BC_EQ_IS_SHIFT 20 >> +#define MIPI_RX_ANA20_CSI0A_RG_CSI0A_L2_T1BC_EQ_IS_MASK (0x3 << 20) >> +#define MIPI_RX_ANA20_CSI0A_RG_CSI0A_L2_T1BC_EQ_BW_SHIFT 22 >> +#define MIPI_RX_ANA20_CSI0A_RG_CSI0A_L2_T1BC_EQ_BW_MASK (0x3 << 22) >> +#define MIPI_RX_ANA20_CSI0A_RG_CSI0A_L2_T1BC_EQ_SRA_SHIFT 24 >> +#define MIPI_RX_ANA20_CSI0A_RG_CSI0A_L2_T1BC_EQ_SRA_MASK (0xf << 24) >> +#define MIPI_RX_ANA20_CSI0A_RG_CSI0A_L2_T1BC_EQ_SRB_SHIFT 28 >> +#define MIPI_RX_ANA20_CSI0A_RG_CSI0A_L2_T1BC_EQ_SRB_MASK (0xf << 28) >> +#define MIPI_RX_ANA24_CSI0A 0x0024 >> +#define MIPI_RX_ANA24_CSI0A_RG_CSI0A_RESERVE_SHIFT 24 >> +#define MIPI_RX_ANA24_CSI0A_RG_CSI0A_RESERVE_MASK (0xff << 24) >> +#define MIPI_RX_ANA28_CSI0A 0x0028 >> +#define MIPI_RX_ANA28_CSI0A_RG_CSI0A_CPHY_T0_CDR_DIRECT_EN_SHIFT 0 >> +#define MIPI_RX_ANA28_CSI0A_RG_CSI0A_CPHY_T0_CDR_DIRECT_EN_MASK (0x1 << 0) >> +#define MIPI_RX_ANA28_CSI0A_RG_CSI0A_CPHY_T0_CDR_AUTOLOAD_EN_SHIFT 1 >> +#define MIPI_RX_ANA28_CSI0A_RG_CSI0A_CPHY_T0_CDR_AUTOLOAD_EN_MASK (0x1 << 1) >> +#define MIPI_RX_ANA28_CSI0A_RG_CSI0A_CPHY_T0_CDR_LPF_CTRL_SHIFT 2 >> +#define MIPI_RX_ANA28_CSI0A_RG_CSI0A_CPHY_T0_CDR_LPF_CTRL_MASK (0x3 << 2) >> +#define MIPI_RX_ANA28_CSI0A_RG_CSI0A_CPHY_T0_CDR_AB_WIDTH_SHIFT 4 >> +#define MIPI_RX_ANA28_CSI0A_RG_CSI0A_CPHY_T0_CDR_AB_WIDTH_MASK (0xf << 4) >> +#define MIPI_RX_ANA28_CSI0A_RG_CSI0A_CPHY_T0_CDR_BC_WIDTH_SHIFT 8 >> +#define MIPI_RX_ANA28_CSI0A_RG_CSI0A_CPHY_T0_CDR_BC_WIDTH_MASK (0xf << 8) >> +#define MIPI_RX_ANA28_CSI0A_RG_CSI0A_CPHY_T0_CDR_CA_WIDTH_SHIFT 12 >> +#define MIPI_RX_ANA28_CSI0A_RG_CSI0A_CPHY_T0_CDR_CA_WIDTH_MASK (0xf << 12) >> +#define MIPI_RX_ANA28_CSI0A_RG_CSI0A_CPHY_T0_CDR_CK_DELAY_SHIFT 16 >> +#define MIPI_RX_ANA28_CSI0A_RG_CSI0A_CPHY_T0_CDR_CK_DELAY_MASK (0xf << 16) >> +#define MIPI_RX_ANA28_CSI0A_RG_CSI0A_CPHY_T0_HSDET_SEL_SHIFT 20 >> +#define MIPI_RX_ANA28_CSI0A_RG_CSI0A_CPHY_T0_HSDET_SEL_MASK (0x3 << 20) >> +#define MIPI_RX_ANA28_CSI0A_RG_CSI0A_CPHY_T0_CDR_MANUAL_EN_SHIFT 24 >> +#define MIPI_RX_ANA28_CSI0A_RG_CSI0A_CPHY_T0_CDR_MANUAL_EN_MASK (0x1 << 24) >> +#define MIPI_RX_ANA2C_CSI0A 0x002C >> +#define MIPI_RX_ANA2C_CSI0A_RG_CSI0A_CPHY_T0_CDR_INIT_CODE_SHIFT 0 >> +#define MIPI_RX_ANA2C_CSI0A_RG_CSI0A_CPHY_T0_CDR_INIT_CODE_MASK (0x1f << 0) >> +#define MIPI_RX_ANA2C_CSI0A_RG_CSI0A_CPHY_T0_CDR_EARLY_CODE_SHIFT 8 >> +#define MIPI_RX_ANA2C_CSI0A_RG_CSI0A_CPHY_T0_CDR_EARLY_CODE_MASK (0x1f << 8) >> +#define MIPI_RX_ANA2C_CSI0A_RG_CSI0A_CPHY_T0_CDR_LATE_CODE_SHIFT 16 >> +#define MIPI_RX_ANA2C_CSI0A_RG_CSI0A_CPHY_T0_CDR_LATE_CODE_MASK (0x1f << 16) >> +#define MIPI_RX_ANA34_CSI0A 0x0034 >> +#define MIPI_RX_ANA34_CSI0A_RG_CSI0A_CPHY_T1_CDR_DIRECT_EN_SHIFT 0 >> +#define MIPI_RX_ANA34_CSI0A_RG_CSI0A_CPHY_T1_CDR_DIRECT_EN_MASK (0x1 << 0) >> +#define MIPI_RX_ANA34_CSI0A_RG_CSI0A_CPHY_T1_CDR_AUTOLOAD_EN_SHIFT 1 >> +#define MIPI_RX_ANA34_CSI0A_RG_CSI0A_CPHY_T1_CDR_AUTOLOAD_EN_MASK (0x1 << 1) >> +#define MIPI_RX_ANA34_CSI0A_RG_CSI0A_CPHY_T1_CDR_LPF_CTRL_SHIFT 2 >> +#define MIPI_RX_ANA34_CSI0A_RG_CSI0A_CPHY_T1_CDR_LPF_CTRL_MASK (0x3 << 2) >> +#define MIPI_RX_ANA34_CSI0A_RG_CSI0A_CPHY_T1_CDR_AB_WIDTH_SHIFT 4 >> +#define MIPI_RX_ANA34_CSI0A_RG_CSI0A_CPHY_T1_CDR_AB_WIDTH_MASK (0xf << 4) >> +#define MIPI_RX_ANA34_CSI0A_RG_CSI0A_CPHY_T1_CDR_BC_WIDTH_SHIFT 8 >> +#define MIPI_RX_ANA34_CSI0A_RG_CSI0A_CPHY_T1_CDR_BC_WIDTH_MASK (0xf << 8) >> +#define MIPI_RX_ANA34_CSI0A_RG_CSI0A_CPHY_T1_CDR_CA_WIDTH_SHIFT 12 >> +#define MIPI_RX_ANA34_CSI0A_RG_CSI0A_CPHY_T1_CDR_CA_WIDTH_MASK (0xf << 12) >> +#define MIPI_RX_ANA34_CSI0A_RG_CSI0A_CPHY_T1_CDR_CK_DELAY_SHIFT 16 >> +#define MIPI_RX_ANA34_CSI0A_RG_CSI0A_CPHY_T1_CDR_CK_DELAY_MASK (0xf << 16) >> +#define MIPI_RX_ANA34_CSI0A_RG_CSI0A_CPHY_T1_HSDET_SEL_SHIFT 20 >> +#define MIPI_RX_ANA34_CSI0A_RG_CSI0A_CPHY_T1_HSDET_SEL_MASK (0x3 << 20) >> +#define MIPI_RX_ANA34_CSI0A_RG_CSI0A_CPHY_T1_CDR_MANUAL_EN_SHIFT 24 >> +#define MIPI_RX_ANA34_CSI0A_RG_CSI0A_CPHY_T1_CDR_MANUAL_EN_MASK (0x1 << 24) >> +#define MIPI_RX_ANA38_CSI0A 0x0038 >> +#define MIPI_RX_ANA38_CSI0A_RG_CSI0A_CPHY_T1_CDR_INIT_CODE_SHIFT 0 >> +#define MIPI_RX_ANA38_CSI0A_RG_CSI0A_CPHY_T1_CDR_INIT_CODE_MASK (0x1f << 0) >> +#define MIPI_RX_ANA38_CSI0A_RG_CSI0A_CPHY_T1_CDR_EARLY_CODE_SHIFT 8 >> +#define MIPI_RX_ANA38_CSI0A_RG_CSI0A_CPHY_T1_CDR_EARLY_CODE_MASK (0x1f << 8) >> +#define MIPI_RX_ANA38_CSI0A_RG_CSI0A_CPHY_T1_CDR_LATE_CODE_SHIFT 16 >> +#define MIPI_RX_ANA38_CSI0A_RG_CSI0A_CPHY_T1_CDR_LATE_CODE_MASK (0x1f << 16) >> +#define MIPI_RX_ANA40_CSI0A 0x0040 >> +#define MIPI_RX_ANA40_CSI0A_RG_CSI0A_CPHY_FMCK_SEL_SHIFT 0 >> +#define MIPI_RX_ANA40_CSI0A_RG_CSI0A_CPHY_FMCK_SEL_MASK (0x3 << 0) >> +#define MIPI_RX_ANA40_CSI0A_RG_CSI0A_ASYNC_OPTION_SHIFT 4 >> +#define MIPI_RX_ANA40_CSI0A_RG_CSI0A_ASYNC_OPTION_MASK (0xf << 4) >> +#define MIPI_RX_ANA40_CSI0A_RG_CSI0A_CPHY_SPARE_SHIFT 16 >> +#define MIPI_RX_ANA40_CSI0A_RG_CSI0A_CPHY_SPARE_MASK (0xffff << 16) >> +#define MIPI_RX_ANA48_CSI0A 0x0048 >> +#define MIPI_RX_ANA48_CSI0A_RGS_CSI0A_CDPHY_L0_T0AB_OS_CAL_CPLT_SHIFT 0 >> +#define MIPI_RX_ANA48_CSI0A_RGS_CSI0A_CDPHY_L0_T0AB_OS_CAL_CPLT_MASK (0x1 << 0) >> +#define MIPI_RX_ANA48_CSI0A_RGS_CSI0A_CPHY_T0CA_OS_CAL_CPLT_SHIFT 1 >> +#define MIPI_RX_ANA48_CSI0A_RGS_CSI0A_CPHY_T0CA_OS_CAL_CPLT_MASK (0x1 << 1) >> +#define MIPI_RX_ANA48_CSI0A_RGS_CSI0A_CPHY_T0BC_OS_CAL_CPLT_SHIFT 2 >> +#define MIPI_RX_ANA48_CSI0A_RGS_CSI0A_CPHY_T0BC_OS_CAL_CPLT_MASK (0x1 << 2) >> +#define MIPI_RX_ANA48_CSI0A_RGS_CSI0A_CDPHY_L1_T1AB_OS_CAL_CPLT_SHIFT 3 >> +#define MIPI_RX_ANA48_CSI0A_RGS_CSI0A_CDPHY_L1_T1AB_OS_CAL_CPLT_MASK (0x1 << 3) >> +#define MIPI_RX_ANA48_CSI0A_RGS_CSI0A_CPHY_T1CA_OS_CAL_CPLT_SHIFT 4 >> +#define MIPI_RX_ANA48_CSI0A_RGS_CSI0A_CPHY_T1CA_OS_CAL_CPLT_MASK (0x1 << 4) >> +#define MIPI_RX_ANA48_CSI0A_RGS_CSI0A_CDPHY_L2_T1BC_OS_CAL_CPLT_SHIFT 5 >> +#define MIPI_RX_ANA48_CSI0A_RGS_CSI0A_CDPHY_L2_T1BC_OS_CAL_CPLT_MASK (0x1 << 5) >> +#define MIPI_RX_ANA48_CSI0A_RGS_CSI0A_OS_CAL_CODE_SHIFT 8 >> +#define MIPI_RX_ANA48_CSI0A_RGS_CSI0A_OS_CAL_CODE_MASK (0xff << 8) >> +#define MIPI_RX_WRAPPER80_CSI0A 0x0080 >> +#define MIPI_RX_WRAPPER80_CSI0A_CSR_CSI_CLK_MON_SHIFT 0 >> +#define MIPI_RX_WRAPPER80_CSI0A_CSR_CSI_CLK_MON_MASK (0x1 << 0) >> +#define MIPI_RX_WRAPPER80_CSI0A_CSR_CSI_CLK_EN_SHIFT 1 >> +#define MIPI_RX_WRAPPER80_CSI0A_CSR_CSI_CLK_EN_MASK (0x1 << 1) >> +#define MIPI_RX_WRAPPER80_CSI0A_CSR_CSI_MON_MUX_SHIFT 8 >> +#define MIPI_RX_WRAPPER80_CSI0A_CSR_CSI_MON_MUX_MASK (0xff << 8) >> +#define MIPI_RX_WRAPPER80_CSI0A_CSR_CSI_RST_MODE_SHIFT 16 >> +#define MIPI_RX_WRAPPER80_CSI0A_CSR_CSI_RST_MODE_MASK (0x3 << 16) >> +#define MIPI_RX_WRAPPER80_CSI0A_CSR_SW_RST_SHIFT 24 >> +#define MIPI_RX_WRAPPER80_CSI0A_CSR_SW_RST_MASK (0xf << 24) >> +#define MIPI_RX_WRAPPER84_CSI0A 0x0084 >> +#define MIPI_RX_WRAPPER84_CSI0A_CSI_DEBUG_OUT_SHIFT 0 >> +#define MIPI_RX_WRAPPER84_CSI0A_CSI_DEBUG_OUT_MASK (0xffffffff << 0) >> +#define MIPI_RX_WRAPPER88_CSI0A 0x0088 >> +#define MIPI_RX_WRAPPER88_CSI0A_CSR_SW_MODE_0_SHIFT 0 >> +#define MIPI_RX_WRAPPER88_CSI0A_CSR_SW_MODE_0_MASK (0xffffffff << 0) >> +#define MIPI_RX_WRAPPER8C_CSI0A 0x008C >> +#define MIPI_RX_WRAPPER8C_CSI0A_CSR_SW_MODE_1_SHIFT 0 >> +#define MIPI_RX_WRAPPER8C_CSI0A_CSR_SW_MODE_1_MASK (0xffffffff << 0) >> +#define MIPI_RX_WRAPPER90_CSI0A 0x0090 >> +#define MIPI_RX_WRAPPER90_CSI0A_CSR_SW_MODE_2_SHIFT 0 >> +#define MIPI_RX_WRAPPER90_CSI0A_CSR_SW_MODE_2_MASK (0xffffffff << 0) >> +#define MIPI_RX_WRAPPER94_CSI0A 0x0094 >> +#define MIPI_RX_WRAPPER94_CSI0A_CSR_SW_VALUE_0_SHIFT 0 >> +#define MIPI_RX_WRAPPER94_CSI0A_CSR_SW_VALUE_0_MASK (0xffffffff << 0) >> +#define MIPI_RX_WRAPPER98_CSI0A 0x0098 >> +#define MIPI_RX_WRAPPER98_CSI0A_CSR_SW_VALUE_1_SHIFT 0 >> +#define MIPI_RX_WRAPPER98_CSI0A_CSR_SW_VALUE_1_MASK (0xffffffff << 0) >> +#define MIPI_RX_WRAPPER9C_CSI0A 0x009C >> +#define MIPI_RX_WRAPPER9C_CSI0A_CSR_SW_VALUE_2_SHIFT 0 >> +#define MIPI_RX_WRAPPER9C_CSI0A_CSR_SW_VALUE_2_MASK (0xffffffff << 0) >> +#define MIPI_RX_ANAA4_CSI0A 0x00A4 >> +#define MIPI_RX_ANAA4_CSI0A_RG_CSI0A_CDPHY_L0_T0_SYNC_INIT_SEL_SHIFT 0 >> +#define MIPI_RX_ANAA4_CSI0A_RG_CSI0A_CDPHY_L0_T0_SYNC_INIT_SEL_MASK (0x1 << 0) >> +#define MIPI_RX_ANAA4_CSI0A_RG_CSI0A_CDPHY_L0_T0_FORCE_INIT_SHIFT 1 >> +#define MIPI_RX_ANAA4_CSI0A_RG_CSI0A_CDPHY_L0_T0_FORCE_INIT_MASK (0x1 << 1) >> +#define MIPI_RX_ANAA4_CSI0A_RG_CSI0A_DPHY_L1_SYNC_INIT_SEL_SHIFT 2 >> +#define MIPI_RX_ANAA4_CSI0A_RG_CSI0A_DPHY_L1_SYNC_INIT_SEL_MASK (0x1 << 2) >> +#define MIPI_RX_ANAA4_CSI0A_RG_CSI0A_DPHY_L1_FORCE_INIT_SHIFT 3 >> +#define MIPI_RX_ANAA4_CSI0A_RG_CSI0A_DPHY_L1_FORCE_INIT_MASK (0x1 << 3) >> +#define MIPI_RX_ANAA4_CSI0A_RG_CSI0A_CDPHY_L2_T1_SYNC_INIT_SEL_SHIFT 4 >> +#define MIPI_RX_ANAA4_CSI0A_RG_CSI0A_CDPHY_L2_T1_SYNC_INIT_SEL_MASK (0x1 << 4) >> +#define MIPI_RX_ANAA4_CSI0A_RG_CSI0A_CDPHY_L2_T1_FORCE_INIT_SHIFT 5 >> +#define MIPI_RX_ANAA4_CSI0A_RG_CSI0A_CDPHY_L2_T1_FORCE_INIT_MASK (0x1 << 5) >> +#define MIPI_RX_ANAA8_CSI0A 0x00A8 >> +#define MIPI_RX_ANAA8_CSI0A_RG_CSI0A_CDPHY_L0_T0_BYTECK_INVERT_SHIFT 0 >> +#define MIPI_RX_ANAA8_CSI0A_RG_CSI0A_CDPHY_L0_T0_BYTECK_INVERT_MASK (0x1 << 0) >> +#define MIPI_RX_ANAA8_CSI0A_RG_CSI0A_DPHY_L1_BYTECK_INVERT_SHIFT 1 >> +#define MIPI_RX_ANAA8_CSI0A_RG_CSI0A_DPHY_L1_BYTECK_INVERT_MASK (0x1 << 1) >> +#define MIPI_RX_ANAA8_CSI0A_RG_CSI0A_CDPHY_L2_T1_BYTECK_INVERT_SHIFT 2 >> +#define MIPI_RX_ANAA8_CSI0A_RG_CSI0A_CDPHY_L2_T1_BYTECK_INVERT_MASK (0x1 << 2) >> +#define MIPI_RX_ANAA8_CSI0A_RG_CSI0A_DPHY_HSDET_LEVEL_MODE_EN_SHIFT 3 >> +#define MIPI_RX_ANAA8_CSI0A_RG_CSI0A_DPHY_HSDET_LEVEL_MODE_EN_MASK (0x1 << 3) >> +#define MIPI_RX_ANAA8_CSI0A_RG_CSI0A_OS_CAL_SEL_SHIFT 4 >> +#define MIPI_RX_ANAA8_CSI0A_RG_CSI0A_OS_CAL_SEL_MASK (0x7 << 4) >> +#define MIPI_RX_ANAA8_CSI0A_RG_CSI0A_DPHY_HSDET_DIG_BACK_EN_SHIFT 7 >> +#define MIPI_RX_ANAA8_CSI0A_RG_CSI0A_DPHY_HSDET_DIG_BACK_EN_MASK (0x1 << 7) >> +#define MIPI_RX_ANAA8_CSI0A_RG_CSI0A_CDPHY_DELAYCAL_CK_SEL_SHIFT 8 >> +#define MIPI_RX_ANAA8_CSI0A_RG_CSI0A_CDPHY_DELAYCAL_CK_SEL_MASK (0x7 << 8) >> +#define MIPI_RX_ANAA8_CSI0A_RG_CSI0A_OS_CAL_DIV_SHIFT 11 >> +#define MIPI_RX_ANAA8_CSI0A_RG_CSI0A_OS_CAL_DIV_MASK (0x3 << 11) >> +#define MIPI_RX_ANA00_CSI0B 0x1000 >> +#define MIPI_RX_ANA00_CSI0B_RG_CSI0B_CPHY_EN_SHIFT 0 >> +#define MIPI_RX_ANA00_CSI0B_RG_CSI0B_CPHY_EN_MASK (0x1 << 0) >> +#define MIPI_RX_ANA00_CSI0B_RG_CSI0B_EQ_PROTECT_EN_SHIFT 1 >> +#define MIPI_RX_ANA00_CSI0B_RG_CSI0B_EQ_PROTECT_EN_MASK (0x1 << 1) >> +#define MIPI_RX_ANA00_CSI0B_RG_CSI0B_BG_LPF_EN_SHIFT 2 >> +#define MIPI_RX_ANA00_CSI0B_RG_CSI0B_BG_LPF_EN_MASK (0x1 << 2) >> +#define MIPI_RX_ANA00_CSI0B_RG_CSI0B_BG_CORE_EN_SHIFT 3 >> +#define MIPI_RX_ANA00_CSI0B_RG_CSI0B_BG_CORE_EN_MASK (0x1 << 3) >> +#define MIPI_RX_ANA00_CSI0B_RG_CSI0B_DPHY_L0_CKMODE_EN_SHIFT 5 >> +#define MIPI_RX_ANA00_CSI0B_RG_CSI0B_DPHY_L0_CKMODE_EN_MASK (0x1 << 5) >> +#define MIPI_RX_ANA00_CSI0B_RG_CSI0B_DPHY_L0_CKSEL_SHIFT 6 >> +#define MIPI_RX_ANA00_CSI0B_RG_CSI0B_DPHY_L0_CKSEL_MASK (0x1 << 6) >> +#define MIPI_RX_ANA00_CSI0B_RG_CSI0B_DPHY_L1_CKMODE_EN_SHIFT 8 >> +#define MIPI_RX_ANA00_CSI0B_RG_CSI0B_DPHY_L1_CKMODE_EN_MASK (0x1 << 8) >> +#define MIPI_RX_ANA00_CSI0B_RG_CSI0B_DPHY_L1_CKSEL_SHIFT 9 >> +#define MIPI_RX_ANA00_CSI0B_RG_CSI0B_DPHY_L1_CKSEL_MASK (0x1 << 9) >> +#define MIPI_RX_ANA00_CSI0B_RG_CSI0B_DPHY_L2_CKMODE_EN_SHIFT 11 >> +#define MIPI_RX_ANA00_CSI0B_RG_CSI0B_DPHY_L2_CKMODE_EN_MASK (0x1 << 11) >> +#define MIPI_RX_ANA00_CSI0B_RG_CSI0B_DPHY_L2_CKSEL_SHIFT 12 >> +#define MIPI_RX_ANA00_CSI0B_RG_CSI0B_DPHY_L2_CKSEL_MASK (0x1 << 12) >> +#define MIPI_RX_ANA04_CSI0B 0x1004 >> +#define MIPI_RX_ANA04_CSI0B_RG_CSI0B_BG_LPRX_VTH_SEL_SHIFT 0 >> +#define MIPI_RX_ANA04_CSI0B_RG_CSI0B_BG_LPRX_VTH_SEL_MASK (0x7 << 0) >> +#define MIPI_RX_ANA04_CSI0B_RG_CSI0B_BG_LPRX_VTL_SEL_SHIFT 4 >> +#define MIPI_RX_ANA04_CSI0B_RG_CSI0B_BG_LPRX_VTL_SEL_MASK (0x7 << 4) >> +#define MIPI_RX_ANA04_CSI0B_RG_CSI0B_BG_HSDET_VTH_SEL_SHIFT 8 >> +#define MIPI_RX_ANA04_CSI0B_RG_CSI0B_BG_HSDET_VTH_SEL_MASK (0x7 << 8) >> +#define MIPI_RX_ANA04_CSI0B_RG_CSI0B_BG_HSDET_VTL_SEL_SHIFT 12 >> +#define MIPI_RX_ANA04_CSI0B_RG_CSI0B_BG_HSDET_VTL_SEL_MASK (0x7 << 12) >> +#define MIPI_RX_ANA04_CSI0B_RG_CSI0B_BG_VREF_SEL_SHIFT 16 >> +#define MIPI_RX_ANA04_CSI0B_RG_CSI0B_BG_VREF_SEL_MASK (0xf << 16) >> +#define MIPI_RX_ANA04_CSI0B_RG_CSI0B_BG_MON_VREF_SEL_SHIFT 24 >> +#define MIPI_RX_ANA04_CSI0B_RG_CSI0B_BG_MON_VREF_SEL_MASK (0xf << 24) >> +#define MIPI_RX_ANA04_CSI0B_RG_CSI0B_FORCE_HSRT_EN_SHIFT 28 >> +#define MIPI_RX_ANA04_CSI0B_RG_CSI0B_FORCE_HSRT_EN_MASK (0x1 << 28) >> +#define MIPI_RX_ANA08_CSI0B 0x1008 >> +#define MIPI_RX_ANA08_CSI0B_RG_CSI0B_L0P_T0A_HSRT_CODE_SHIFT 0 >> +#define MIPI_RX_ANA08_CSI0B_RG_CSI0B_L0P_T0A_HSRT_CODE_MASK (0x1f << 0) >> +#define MIPI_RX_ANA08_CSI0B_RG_CSI0B_L0N_T0B_HSRT_CODE_SHIFT 8 >> +#define MIPI_RX_ANA08_CSI0B_RG_CSI0B_L0N_T0B_HSRT_CODE_MASK (0x1f << 8) >> +#define MIPI_RX_ANA08_CSI0B_RG_CSI0B_L1P_T0C_HSRT_CODE_SHIFT 16 >> +#define MIPI_RX_ANA08_CSI0B_RG_CSI0B_L1P_T0C_HSRT_CODE_MASK (0x1f << 16) >> +#define MIPI_RX_ANA08_CSI0B_RG_CSI0B_L1N_T1A_HSRT_CODE_SHIFT 24 >> +#define MIPI_RX_ANA08_CSI0B_RG_CSI0B_L1N_T1A_HSRT_CODE_MASK (0x1f << 24) >> +#define MIPI_RX_ANA0C_CSI0B 0x100C >> +#define MIPI_RX_ANA0C_CSI0B_RG_CSI0B_L2P_T1B_HSRT_CODE_SHIFT 0 >> +#define MIPI_RX_ANA0C_CSI0B_RG_CSI0B_L2P_T1B_HSRT_CODE_MASK (0x1f << 0) >> +#define MIPI_RX_ANA0C_CSI0B_RG_CSI0B_L2N_T1C_HSRT_CODE_SHIFT 8 >> +#define MIPI_RX_ANA0C_CSI0B_RG_CSI0B_L2N_T1C_HSRT_CODE_MASK (0x1f << 8) >> +#define MIPI_RX_ANA10_CSI0B 0x1010 >> +#define MIPI_RX_ANA10_CSI0B_RG_CSI0B_DPHY_L0_DELAYCAL_EN_SHIFT 0 >> +#define MIPI_RX_ANA10_CSI0B_RG_CSI0B_DPHY_L0_DELAYCAL_EN_MASK (0x1 << 0) >> +#define MIPI_RX_ANA10_CSI0B_RG_CSI0B_DPHY_L0_DELAYCAL_RSTB_SHIFT 1 >> +#define MIPI_RX_ANA10_CSI0B_RG_CSI0B_DPHY_L0_DELAYCAL_RSTB_MASK (0x1 << 1) >> +#define MIPI_RX_ANA10_CSI0B_RG_CSI0B_DPHY_L0_VREF_SEL_SHIFT 2 >> +#define MIPI_RX_ANA10_CSI0B_RG_CSI0B_DPHY_L0_VREF_SEL_MASK (0x3f << 2) >> +#define MIPI_RX_ANA10_CSI0B_RG_CSI0B_DPHY_L1_DELAYCAL_EN_SHIFT 8 >> +#define MIPI_RX_ANA10_CSI0B_RG_CSI0B_DPHY_L1_DELAYCAL_EN_MASK (0x1 << 8) >> +#define MIPI_RX_ANA10_CSI0B_RG_CSI0B_DPHY_L1_DELAYCAL_RSTB_SHIFT 9 >> +#define MIPI_RX_ANA10_CSI0B_RG_CSI0B_DPHY_L1_DELAYCAL_RSTB_MASK (0x1 << 9) >> +#define MIPI_RX_ANA10_CSI0B_RG_CSI0B_DPHY_L1_VREF_SEL_SHIFT 10 >> +#define MIPI_RX_ANA10_CSI0B_RG_CSI0B_DPHY_L1_VREF_SEL_MASK (0x3f << 10) >> +#define MIPI_RX_ANA10_CSI0B_RG_CSI0B_DPHY_L2_DELAYCAL_EN_SHIFT 16 >> +#define MIPI_RX_ANA10_CSI0B_RG_CSI0B_DPHY_L2_DELAYCAL_EN_MASK (0x1 << 16) >> +#define MIPI_RX_ANA10_CSI0B_RG_CSI0B_DPHY_L2_DELAYCAL_RSTB_SHIFT 17 >> +#define MIPI_RX_ANA10_CSI0B_RG_CSI0B_DPHY_L2_DELAYCAL_RSTB_MASK (0x1 << 17) >> +#define MIPI_RX_ANA10_CSI0B_RG_CSI0B_DPHY_L2_VREF_SEL_SHIFT 18 >> +#define MIPI_RX_ANA10_CSI0B_RG_CSI0B_DPHY_L2_VREF_SEL_MASK (0x3f << 18) >> +#define MIPI_RX_ANA10_CSI0B_RG_CSI0B_CPHY_T0_CDR_DELAYCAL_EN_SHIFT 24 >> +#define MIPI_RX_ANA10_CSI0B_RG_CSI0B_CPHY_T0_CDR_DELAYCAL_EN_MASK (0x1 << 24) >> +#define MIPI_RX_ANA10_CSI0B_RG_CSI0B_CPHY_T0_CDR_DELAYCAL_RSTB_SHIFT 25 >> +#define MIPI_RX_ANA10_CSI0B_RG_CSI0B_CPHY_T0_CDR_DELAYCAL_RSTB_MASK (0x1 << 25) >> +#define MIPI_RX_ANA10_CSI0B_RG_CSI0B_CPHY_T0_VREF_SEL_SHIFT 26 >> +#define MIPI_RX_ANA10_CSI0B_RG_CSI0B_CPHY_T0_VREF_SEL_MASK (0x3f << 26) >> +#define MIPI_RX_ANA14_CSI0B 0x1014 >> +#define MIPI_RX_ANA14_CSI0B_RG_CSI0B_CPHY_T1_CDR_DELAYCAL_EN_SHIFT 0 >> +#define MIPI_RX_ANA14_CSI0B_RG_CSI0B_CPHY_T1_CDR_DELAYCAL_EN_MASK (0x1 << 0) >> +#define MIPI_RX_ANA14_CSI0B_RG_CSI0B_CPHY_T1_CDR_DELAYCAL_RSTB_SHIFT 1 >> +#define MIPI_RX_ANA14_CSI0B_RG_CSI0B_CPHY_T1_CDR_DELAYCAL_RSTB_MASK (0x1 << 1) >> +#define MIPI_RX_ANA14_CSI0B_RG_CSI0B_CPHY_T1_VREF_SEL_SHIFT 2 >> +#define MIPI_RX_ANA14_CSI0B_RG_CSI0B_CPHY_T1_VREF_SEL_MASK (0x3f << 2) >> +#define MIPI_RX_ANA18_CSI0B 0x1018 >> +#define MIPI_RX_ANA18_CSI0B_RG_CSI0B_L0_T0AB_EQ_OS_CAL_EN_SHIFT 0 >> +#define MIPI_RX_ANA18_CSI0B_RG_CSI0B_L0_T0AB_EQ_OS_CAL_EN_MASK (0x1 << 0) >> +#define MIPI_RX_ANA18_CSI0B_RG_CSI0B_L0_T0AB_EQ_MON_EN_SHIFT 1 >> +#define MIPI_RX_ANA18_CSI0B_RG_CSI0B_L0_T0AB_EQ_MON_EN_MASK (0x1 << 1) >> +#define MIPI_RX_ANA18_CSI0B_RG_CSI0B_L0_T0AB_EQ_SCA_SHIFT 2 >> +#define MIPI_RX_ANA18_CSI0B_RG_CSI0B_L0_T0AB_EQ_SCA_MASK (0x1 << 2) >> +#define MIPI_RX_ANA18_CSI0B_RG_CSI0B_L0_T0AB_EQ_SCB_SHIFT 3 >> +#define MIPI_RX_ANA18_CSI0B_RG_CSI0B_L0_T0AB_EQ_SCB_MASK (0x1 << 3) >> +#define MIPI_RX_ANA18_CSI0B_RG_CSI0B_L0_T0AB_EQ_IS_SHIFT 4 >> +#define MIPI_RX_ANA18_CSI0B_RG_CSI0B_L0_T0AB_EQ_IS_MASK (0x3 << 4) >> +#define MIPI_RX_ANA18_CSI0B_RG_CSI0B_L0_T0AB_EQ_BW_SHIFT 6 >> +#define MIPI_RX_ANA18_CSI0B_RG_CSI0B_L0_T0AB_EQ_BW_MASK (0x3 << 6) >> +#define MIPI_RX_ANA18_CSI0B_RG_CSI0B_L0_T0AB_EQ_SRA_SHIFT 8 >> +#define MIPI_RX_ANA18_CSI0B_RG_CSI0B_L0_T0AB_EQ_SRA_MASK (0xf << 8) >> +#define MIPI_RX_ANA18_CSI0B_RG_CSI0B_L0_T0AB_EQ_SRB_SHIFT 12 >> +#define MIPI_RX_ANA18_CSI0B_RG_CSI0B_L0_T0AB_EQ_SRB_MASK (0xf << 12) >> +#define MIPI_RX_ANA18_CSI0B_RG_CSI0B_XX_T0CA_EQ_OS_CAL_EN_SHIFT 16 >> +#define MIPI_RX_ANA18_CSI0B_RG_CSI0B_XX_T0CA_EQ_OS_CAL_EN_MASK (0x1 << 16) >> +#define MIPI_RX_ANA18_CSI0B_RG_CSI0B_XX_T0CA_EQ_MON_EN_SHIFT 17 >> +#define MIPI_RX_ANA18_CSI0B_RG_CSI0B_XX_T0CA_EQ_MON_EN_MASK (0x1 << 17) >> +#define MIPI_RX_ANA18_CSI0B_RG_CSI0B_XX_T0CA_EQ_SCA_SHIFT 18 >> +#define MIPI_RX_ANA18_CSI0B_RG_CSI0B_XX_T0CA_EQ_SCA_MASK (0x1 << 18) >> +#define MIPI_RX_ANA18_CSI0B_RG_CSI0B_XX_T0CA_EQ_SCB_SHIFT 19 >> +#define MIPI_RX_ANA18_CSI0B_RG_CSI0B_XX_T0CA_EQ_SCB_MASK (0x1 << 19) >> +#define MIPI_RX_ANA18_CSI0B_RG_CSI0B_XX_T0CA_EQ_IS_SHIFT 20 >> +#define MIPI_RX_ANA18_CSI0B_RG_CSI0B_XX_T0CA_EQ_IS_MASK (0x3 << 20) >> +#define MIPI_RX_ANA18_CSI0B_RG_CSI0B_XX_T0CA_EQ_BW_SHIFT 22 >> +#define MIPI_RX_ANA18_CSI0B_RG_CSI0B_XX_T0CA_EQ_BW_MASK (0x3 << 22) >> +#define MIPI_RX_ANA18_CSI0B_RG_CSI0B_XX_T0CA_EQ_SRA_SHIFT 24 >> +#define MIPI_RX_ANA18_CSI0B_RG_CSI0B_XX_T0CA_EQ_SRA_MASK (0xf << 24) >> +#define MIPI_RX_ANA18_CSI0B_RG_CSI0B_XX_T0CA_EQ_SRB_SHIFT 28 >> +#define MIPI_RX_ANA18_CSI0B_RG_CSI0B_XX_T0CA_EQ_SRB_MASK (0xf << 28) >> +#define MIPI_RX_ANA1C_CSI0B 0x101C >> +#define MIPI_RX_ANA1C_CSI0B_RG_CSI0B_XX_T0BC_EQ_OS_CAL_EN_SHIFT 0 >> +#define MIPI_RX_ANA1C_CSI0B_RG_CSI0B_XX_T0BC_EQ_OS_CAL_EN_MASK (0x1 << 0) >> +#define MIPI_RX_ANA1C_CSI0B_RG_CSI0B_XX_T0BC_EQ_MON_EN_SHIFT 1 >> +#define MIPI_RX_ANA1C_CSI0B_RG_CSI0B_XX_T0BC_EQ_MON_EN_MASK (0x1 << 1) >> +#define MIPI_RX_ANA1C_CSI0B_RG_CSI0B_XX_T0BC_EQ_SCA_SHIFT 2 >> +#define MIPI_RX_ANA1C_CSI0B_RG_CSI0B_XX_T0BC_EQ_SCA_MASK (0x1 << 2) >> +#define MIPI_RX_ANA1C_CSI0B_RG_CSI0B_XX_T0BC_EQ_SCB_SHIFT 3 >> +#define MIPI_RX_ANA1C_CSI0B_RG_CSI0B_XX_T0BC_EQ_SCB_MASK (0x1 << 3) >> +#define MIPI_RX_ANA1C_CSI0B_RG_CSI0B_XX_T0BC_EQ_IS_SHIFT 4 >> +#define MIPI_RX_ANA1C_CSI0B_RG_CSI0B_XX_T0BC_EQ_IS_MASK (0x3 << 4) >> +#define MIPI_RX_ANA1C_CSI0B_RG_CSI0B_XX_T0BC_EQ_BW_SHIFT 6 >> +#define MIPI_RX_ANA1C_CSI0B_RG_CSI0B_XX_T0BC_EQ_BW_MASK (0x3 << 6) >> +#define MIPI_RX_ANA1C_CSI0B_RG_CSI0B_XX_T0BC_EQ_SRA_SHIFT 8 >> +#define MIPI_RX_ANA1C_CSI0B_RG_CSI0B_XX_T0BC_EQ_SRA_MASK (0xf << 8) >> +#define MIPI_RX_ANA1C_CSI0B_RG_CSI0B_XX_T0BC_EQ_SRB_SHIFT 12 >> +#define MIPI_RX_ANA1C_CSI0B_RG_CSI0B_XX_T0BC_EQ_SRB_MASK (0xf << 12) >> +#define MIPI_RX_ANA1C_CSI0B_RG_CSI0B_L1_T1AB_EQ_OS_CAL_EN_SHIFT 16 >> +#define MIPI_RX_ANA1C_CSI0B_RG_CSI0B_L1_T1AB_EQ_OS_CAL_EN_MASK (0x1 << 16) >> +#define MIPI_RX_ANA1C_CSI0B_RG_CSI0B_L1_T1AB_EQ_MON_EN_SHIFT 17 >> +#define MIPI_RX_ANA1C_CSI0B_RG_CSI0B_L1_T1AB_EQ_MON_EN_MASK (0x1 << 17) >> +#define MIPI_RX_ANA1C_CSI0B_RG_CSI0B_L1_T1AB_EQ_SCA_SHIFT 18 >> +#define MIPI_RX_ANA1C_CSI0B_RG_CSI0B_L1_T1AB_EQ_SCA_MASK (0x1 << 18) >> +#define MIPI_RX_ANA1C_CSI0B_RG_CSI0B_L1_T1AB_EQ_SCB_SHIFT 19 >> +#define MIPI_RX_ANA1C_CSI0B_RG_CSI0B_L1_T1AB_EQ_SCB_MASK (0x1 << 19) >> +#define MIPI_RX_ANA1C_CSI0B_RG_CSI0B_L1_T1AB_EQ_IS_SHIFT 20 >> +#define MIPI_RX_ANA1C_CSI0B_RG_CSI0B_L1_T1AB_EQ_IS_MASK (0x3 << 20) >> +#define MIPI_RX_ANA1C_CSI0B_RG_CSI0B_L1_T1AB_EQ_BW_SHIFT 22 >> +#define MIPI_RX_ANA1C_CSI0B_RG_CSI0B_L1_T1AB_EQ_BW_MASK (0x3 << 22) >> +#define MIPI_RX_ANA1C_CSI0B_RG_CSI0B_L1_T1AB_EQ_SRA_SHIFT 24 >> +#define MIPI_RX_ANA1C_CSI0B_RG_CSI0B_L1_T1AB_EQ_SRA_MASK (0xf << 24) >> +#define MIPI_RX_ANA1C_CSI0B_RG_CSI0B_L1_T1AB_EQ_SRB_SHIFT 28 >> +#define MIPI_RX_ANA1C_CSI0B_RG_CSI0B_L1_T1AB_EQ_SRB_MASK (0xf << 28) >> +#define MIPI_RX_ANA20_CSI0B 0x1020 >> +#define MIPI_RX_ANA20_CSI0B_RG_CSI0B_XX_T1CA_EQ_OS_CAL_EN_SHIFT 0 >> +#define MIPI_RX_ANA20_CSI0B_RG_CSI0B_XX_T1CA_EQ_OS_CAL_EN_MASK (0x1 << 0) >> +#define MIPI_RX_ANA20_CSI0B_RG_CSI0B_XX_T1CA_EQ_MON_EN_SHIFT 1 >> +#define MIPI_RX_ANA20_CSI0B_RG_CSI0B_XX_T1CA_EQ_MON_EN_MASK (0x1 << 1) >> +#define MIPI_RX_ANA20_CSI0B_RG_CSI0B_XX_T1CA_EQ_SCA_SHIFT 2 >> +#define MIPI_RX_ANA20_CSI0B_RG_CSI0B_XX_T1CA_EQ_SCA_MASK (0x1 << 2) >> +#define MIPI_RX_ANA20_CSI0B_RG_CSI0B_XX_T1CA_EQ_SCB_SHIFT 3 >> +#define MIPI_RX_ANA20_CSI0B_RG_CSI0B_XX_T1CA_EQ_SCB_MASK (0x1 << 3) >> +#define MIPI_RX_ANA20_CSI0B_RG_CSI0B_XX_T1CA_EQ_IS_SHIFT 4 >> +#define MIPI_RX_ANA20_CSI0B_RG_CSI0B_XX_T1CA_EQ_IS_MASK (0x3 << 4) >> +#define MIPI_RX_ANA20_CSI0B_RG_CSI0B_XX_T1CA_EQ_BW_SHIFT 6 >> +#define MIPI_RX_ANA20_CSI0B_RG_CSI0B_XX_T1CA_EQ_BW_MASK (0x3 << 6) >> +#define MIPI_RX_ANA20_CSI0B_RG_CSI0B_XX_T1CA_EQ_SRA_SHIFT 8 >> +#define MIPI_RX_ANA20_CSI0B_RG_CSI0B_XX_T1CA_EQ_SRA_MASK (0xf << 8) >> +#define MIPI_RX_ANA20_CSI0B_RG_CSI0B_XX_T1CA_EQ_SRB_SHIFT 12 >> +#define MIPI_RX_ANA20_CSI0B_RG_CSI0B_XX_T1CA_EQ_SRB_MASK (0xf << 12) >> +#define MIPI_RX_ANA20_CSI0B_RG_CSI0B_L2_T1BC_EQ_OS_CAL_EN_SHIFT 16 >> +#define MIPI_RX_ANA20_CSI0B_RG_CSI0B_L2_T1BC_EQ_OS_CAL_EN_MASK (0x1 << 16) >> +#define MIPI_RX_ANA20_CSI0B_RG_CSI0B_L2_T1BC_EQ_MON_EN_SHIFT 17 >> +#define MIPI_RX_ANA20_CSI0B_RG_CSI0B_L2_T1BC_EQ_MON_EN_MASK (0x1 << 17) >> +#define MIPI_RX_ANA20_CSI0B_RG_CSI0B_L2_T1BC_EQ_SCA_SHIFT 18 >> +#define MIPI_RX_ANA20_CSI0B_RG_CSI0B_L2_T1BC_EQ_SCA_MASK (0x1 << 18) >> +#define MIPI_RX_ANA20_CSI0B_RG_CSI0B_L2_T1BC_EQ_SCB_SHIFT 19 >> +#define MIPI_RX_ANA20_CSI0B_RG_CSI0B_L2_T1BC_EQ_SCB_MASK (0x1 << 19) >> +#define MIPI_RX_ANA20_CSI0B_RG_CSI0B_L2_T1BC_EQ_IS_SHIFT 20 >> +#define MIPI_RX_ANA20_CSI0B_RG_CSI0B_L2_T1BC_EQ_IS_MASK (0x3 << 20) >> +#define MIPI_RX_ANA20_CSI0B_RG_CSI0B_L2_T1BC_EQ_BW_SHIFT 22 >> +#define MIPI_RX_ANA20_CSI0B_RG_CSI0B_L2_T1BC_EQ_BW_MASK (0x3 << 22) >> +#define MIPI_RX_ANA20_CSI0B_RG_CSI0B_L2_T1BC_EQ_SRA_SHIFT 24 >> +#define MIPI_RX_ANA20_CSI0B_RG_CSI0B_L2_T1BC_EQ_SRA_MASK (0xf << 24) >> +#define MIPI_RX_ANA20_CSI0B_RG_CSI0B_L2_T1BC_EQ_SRB_SHIFT 28 >> +#define MIPI_RX_ANA20_CSI0B_RG_CSI0B_L2_T1BC_EQ_SRB_MASK (0xf << 28) >> +#define MIPI_RX_ANA24_CSI0B 0x1024 >> +#define MIPI_RX_ANA24_CSI0B_RG_CSI0B_RESERVE_SHIFT 24 >> +#define MIPI_RX_ANA24_CSI0B_RG_CSI0B_RESERVE_MASK (0xff << 24) >> +#define MIPI_RX_ANA28_CSI0B 0x1028 >> +#define MIPI_RX_ANA28_CSI0B_RG_CSI0B_CPHY_T0_CDR_DIRECT_EN_SHIFT 0 >> +#define MIPI_RX_ANA28_CSI0B_RG_CSI0B_CPHY_T0_CDR_DIRECT_EN_MASK (0x1 << 0) >> +#define MIPI_RX_ANA28_CSI0B_RG_CSI0B_CPHY_T0_CDR_AUTOLOAD_EN_SHIFT 1 >> +#define MIPI_RX_ANA28_CSI0B_RG_CSI0B_CPHY_T0_CDR_AUTOLOAD_EN_MASK (0x1 << 1) >> +#define MIPI_RX_ANA28_CSI0B_RG_CSI0B_CPHY_T0_CDR_LPF_CTRL_SHIFT 2 >> +#define MIPI_RX_ANA28_CSI0B_RG_CSI0B_CPHY_T0_CDR_LPF_CTRL_MASK (0x3 << 2) >> +#define MIPI_RX_ANA28_CSI0B_RG_CSI0B_CPHY_T0_CDR_AB_WIDTH_SHIFT 4 >> +#define MIPI_RX_ANA28_CSI0B_RG_CSI0B_CPHY_T0_CDR_AB_WIDTH_MASK (0xf << 4) >> +#define MIPI_RX_ANA28_CSI0B_RG_CSI0B_CPHY_T0_CDR_BC_WIDTH_SHIFT 8 >> +#define MIPI_RX_ANA28_CSI0B_RG_CSI0B_CPHY_T0_CDR_BC_WIDTH_MASK (0xf << 8) >> +#define MIPI_RX_ANA28_CSI0B_RG_CSI0B_CPHY_T0_CDR_CA_WIDTH_SHIFT 12 >> +#define MIPI_RX_ANA28_CSI0B_RG_CSI0B_CPHY_T0_CDR_CA_WIDTH_MASK (0xf << 12) >> +#define MIPI_RX_ANA28_CSI0B_RG_CSI0B_CPHY_T0_CDR_CK_DELAY_SHIFT 16 >> +#define MIPI_RX_ANA28_CSI0B_RG_CSI0B_CPHY_T0_CDR_CK_DELAY_MASK (0xf << 16) >> +#define MIPI_RX_ANA28_CSI0B_RG_CSI0B_CPHY_T0_HSDET_SEL_SHIFT 20 >> +#define MIPI_RX_ANA28_CSI0B_RG_CSI0B_CPHY_T0_HSDET_SEL_MASK (0x3 << 20) >> +#define MIPI_RX_ANA28_CSI0B_RG_CSI0B_CPHY_T0_CDR_MANUAL_EN_SHIFT 24 >> +#define MIPI_RX_ANA28_CSI0B_RG_CSI0B_CPHY_T0_CDR_MANUAL_EN_MASK (0x1 << 24) >> +#define MIPI_RX_ANA2C_CSI0B 0x102C >> +#define MIPI_RX_ANA2C_CSI0B_RG_CSI0B_CPHY_T0_CDR_INIT_CODE_SHIFT 0 >> +#define MIPI_RX_ANA2C_CSI0B_RG_CSI0B_CPHY_T0_CDR_INIT_CODE_MASK (0x1f << 0) >> +#define MIPI_RX_ANA2C_CSI0B_RG_CSI0B_CPHY_T0_CDR_EARLY_CODE_SHIFT 8 >> +#define MIPI_RX_ANA2C_CSI0B_RG_CSI0B_CPHY_T0_CDR_EARLY_CODE_MASK (0x1f << 8) >> +#define MIPI_RX_ANA2C_CSI0B_RG_CSI0B_CPHY_T0_CDR_LATE_CODE_SHIFT 16 >> +#define MIPI_RX_ANA2C_CSI0B_RG_CSI0B_CPHY_T0_CDR_LATE_CODE_MASK (0x1f << 16) >> +#define MIPI_RX_ANA34_CSI0B 0x1034 >> +#define MIPI_RX_ANA34_CSI0B_RG_CSI0B_CPHY_T1_CDR_DIRECT_EN_SHIFT 0 >> +#define MIPI_RX_ANA34_CSI0B_RG_CSI0B_CPHY_T1_CDR_DIRECT_EN_MASK (0x1 << 0) >> +#define MIPI_RX_ANA34_CSI0B_RG_CSI0B_CPHY_T1_CDR_AUTOLOAD_EN_SHIFT 1 >> +#define MIPI_RX_ANA34_CSI0B_RG_CSI0B_CPHY_T1_CDR_AUTOLOAD_EN_MASK (0x1 << 1) >> +#define MIPI_RX_ANA34_CSI0B_RG_CSI0B_CPHY_T1_CDR_LPF_CTRL_SHIFT 2 >> +#define MIPI_RX_ANA34_CSI0B_RG_CSI0B_CPHY_T1_CDR_LPF_CTRL_MASK (0x3 << 2) >> +#define MIPI_RX_ANA34_CSI0B_RG_CSI0B_CPHY_T1_CDR_AB_WIDTH_SHIFT 4 >> +#define MIPI_RX_ANA34_CSI0B_RG_CSI0B_CPHY_T1_CDR_AB_WIDTH_MASK (0xf << 4) >> +#define MIPI_RX_ANA34_CSI0B_RG_CSI0B_CPHY_T1_CDR_BC_WIDTH_SHIFT 8 >> +#define MIPI_RX_ANA34_CSI0B_RG_CSI0B_CPHY_T1_CDR_BC_WIDTH_MASK (0xf << 8) >> +#define MIPI_RX_ANA34_CSI0B_RG_CSI0B_CPHY_T1_CDR_CA_WIDTH_SHIFT 12 >> +#define MIPI_RX_ANA34_CSI0B_RG_CSI0B_CPHY_T1_CDR_CA_WIDTH_MASK (0xf << 12) >> +#define MIPI_RX_ANA34_CSI0B_RG_CSI0B_CPHY_T1_CDR_CK_DELAY_SHIFT 16 >> +#define MIPI_RX_ANA34_CSI0B_RG_CSI0B_CPHY_T1_CDR_CK_DELAY_MASK (0xf << 16) >> +#define MIPI_RX_ANA34_CSI0B_RG_CSI0B_CPHY_T1_HSDET_SEL_SHIFT 20 >> +#define MIPI_RX_ANA34_CSI0B_RG_CSI0B_CPHY_T1_HSDET_SEL_MASK (0x3 << 20) >> +#define MIPI_RX_ANA34_CSI0B_RG_CSI0B_CPHY_T1_CDR_MANUAL_EN_SHIFT 24 >> +#define MIPI_RX_ANA34_CSI0B_RG_CSI0B_CPHY_T1_CDR_MANUAL_EN_MASK (0x1 << 24) >> +#define MIPI_RX_ANA38_CSI0B 0x1038 >> +#define MIPI_RX_ANA38_CSI0B_RG_CSI0B_CPHY_T1_CDR_INIT_CODE_SHIFT 0 >> +#define MIPI_RX_ANA38_CSI0B_RG_CSI0B_CPHY_T1_CDR_INIT_CODE_MASK (0x1f << 0) >> +#define MIPI_RX_ANA38_CSI0B_RG_CSI0B_CPHY_T1_CDR_EARLY_CODE_SHIFT 8 >> +#define MIPI_RX_ANA38_CSI0B_RG_CSI0B_CPHY_T1_CDR_EARLY_CODE_MASK (0x1f << 8) >> +#define MIPI_RX_ANA38_CSI0B_RG_CSI0B_CPHY_T1_CDR_LATE_CODE_SHIFT 16 >> +#define MIPI_RX_ANA38_CSI0B_RG_CSI0B_CPHY_T1_CDR_LATE_CODE_MASK (0x1f << 16) >> +#define MIPI_RX_ANA48_CSI0B 0x1048 >> +#define MIPI_RX_ANA48_CSI0B_RGS_CSI0B_CDPHY_L0_T0AB_OS_CAL_CPLT_SHIFT 0 >> +#define MIPI_RX_ANA48_CSI0B_RGS_CSI0B_CDPHY_L0_T0AB_OS_CAL_CPLT_MASK (0x1 << 0) >> +#define MIPI_RX_ANA48_CSI0B_RGS_CSI0B_CPHY_T0CA_OS_CAL_CPLT_SHIFT 1 >> +#define MIPI_RX_ANA48_CSI0B_RGS_CSI0B_CPHY_T0CA_OS_CAL_CPLT_MASK (0x1 << 1) >> +#define MIPI_RX_ANA48_CSI0B_RGS_CSI0B_CPHY_T0BC_OS_CAL_CPLT_SHIFT 2 >> +#define MIPI_RX_ANA48_CSI0B_RGS_CSI0B_CPHY_T0BC_OS_CAL_CPLT_MASK (0x1 << 2) >> +#define MIPI_RX_ANA48_CSI0B_RGS_CSI0B_CDPHY_L1_T1AB_OS_CAL_CPLT_SHIFT 3 >> +#define MIPI_RX_ANA48_CSI0B_RGS_CSI0B_CDPHY_L1_T1AB_OS_CAL_CPLT_MASK (0x1 << 3) >> +#define MIPI_RX_ANA48_CSI0B_RGS_CSI0B_CPHY_T1CA_OS_CAL_CPLT_SHIFT 4 >> +#define MIPI_RX_ANA48_CSI0B_RGS_CSI0B_CPHY_T1CA_OS_CAL_CPLT_MASK (0x1 << 4) >> +#define MIPI_RX_ANA48_CSI0B_RGS_CSI0B_CDPHY_L2_T1BC_OS_CAL_CPLT_SHIFT 5 >> +#define MIPI_RX_ANA48_CSI0B_RGS_CSI0B_CDPHY_L2_T1BC_OS_CAL_CPLT_MASK (0x1 << 5) >> +#define MIPI_RX_ANA48_CSI0B_RGS_CSI0B_OS_CAL_CODE_SHIFT 8 >> +#define MIPI_RX_ANA48_CSI0B_RGS_CSI0B_OS_CAL_CODE_MASK (0xff << 8) >> +#define MIPI_RX_WRAPPER80_CSI0B 0x1080 >> +#define MIPI_RX_WRAPPER80_CSI0B_CSR_CSI_CLK_MON_SHIFT 0 >> +#define MIPI_RX_WRAPPER80_CSI0B_CSR_CSI_CLK_MON_MASK (0x1 << 0) >> +#define MIPI_RX_WRAPPER80_CSI0B_CSR_CSI_CLK_EN_SHIFT 1 >> +#define MIPI_RX_WRAPPER80_CSI0B_CSR_CSI_CLK_EN_MASK (0x1 << 1) >> +#define MIPI_RX_WRAPPER80_CSI0B_CSR_CSI_MON_MUX_SHIFT 8 >> +#define MIPI_RX_WRAPPER80_CSI0B_CSR_CSI_MON_MUX_MASK (0xff << 8) >> +#define MIPI_RX_WRAPPER80_CSI0B_CSR_CSI_RST_MODE_SHIFT 16 >> +#define MIPI_RX_WRAPPER80_CSI0B_CSR_CSI_RST_MODE_MASK (0x3 << 16) >> +#define MIPI_RX_WRAPPER80_CSI0B_CSR_SW_RST_SHIFT 24 >> +#define MIPI_RX_WRAPPER80_CSI0B_CSR_SW_RST_MASK (0xf << 24) >> +#define MIPI_RX_WRAPPER84_CSI0B 0x1084 >> +#define MIPI_RX_WRAPPER84_CSI0B_CSI_DEBUG_OUT_SHIFT 0 >> +#define MIPI_RX_WRAPPER84_CSI0B_CSI_DEBUG_OUT_MASK (0xffffffff << 0) >> +#define MIPI_RX_WRAPPER88_CSI0B 0x1088 >> +#define MIPI_RX_WRAPPER88_CSI0B_CSR_SW_MODE_0_SHIFT 0 >> +#define MIPI_RX_WRAPPER88_CSI0B_CSR_SW_MODE_0_MASK (0xffffffff << 0) >> +#define MIPI_RX_WRAPPER8C_CSI0B 0x108C >> +#define MIPI_RX_WRAPPER8C_CSI0B_CSR_SW_MODE_1_SHIFT 0 >> +#define MIPI_RX_WRAPPER8C_CSI0B_CSR_SW_MODE_1_MASK (0xffffffff << 0) >> +#define MIPI_RX_WRAPPER90_CSI0B 0x1090 >> +#define MIPI_RX_WRAPPER90_CSI0B_CSR_SW_MODE_2_SHIFT 0 >> +#define MIPI_RX_WRAPPER90_CSI0B_CSR_SW_MODE_2_MASK (0xffffffff << 0) >> +#define MIPI_RX_WRAPPER94_CSI0B 0x1094 >> +#define MIPI_RX_WRAPPER94_CSI0B_CSR_SW_VALUE_0_SHIFT 0 >> +#define MIPI_RX_WRAPPER94_CSI0B_CSR_SW_VALUE_0_MASK (0xffffffff << 0) >> +#define MIPI_RX_WRAPPER98_CSI0B 0x1098 >> +#define MIPI_RX_WRAPPER98_CSI0B_CSR_SW_VALUE_1_SHIFT 0 >> +#define MIPI_RX_WRAPPER98_CSI0B_CSR_SW_VALUE_1_MASK (0xffffffff << 0) >> +#define MIPI_RX_WRAPPER9C_CSI0B 0x109C >> +#define MIPI_RX_WRAPPER9C_CSI0B_CSR_SW_VALUE_2_SHIFT 0 >> +#define MIPI_RX_WRAPPER9C_CSI0B_CSR_SW_VALUE_2_MASK (0xffffffff << 0) >> +#define MIPI_RX_ANAA4_CSI0B 0x10A4 >> +#define MIPI_RX_ANAA4_CSI0B_RG_CSI0B_CDPHY_L0_T0_SYNC_INIT_SEL_SHIFT 0 >> +#define MIPI_RX_ANAA4_CSI0B_RG_CSI0B_CDPHY_L0_T0_SYNC_INIT_SEL_MASK (0x1 << 0) >> +#define MIPI_RX_ANAA4_CSI0B_RG_CSI0B_CDPHY_L0_T0_FORCE_INIT_SHIFT 1 >> +#define MIPI_RX_ANAA4_CSI0B_RG_CSI0B_CDPHY_L0_T0_FORCE_INIT_MASK (0x1 << 1) >> +#define MIPI_RX_ANAA4_CSI0B_RG_CSI0B_DPHY_L1_SYNC_INIT_SEL_SHIFT 2 >> +#define MIPI_RX_ANAA4_CSI0B_RG_CSI0B_DPHY_L1_SYNC_INIT_SEL_MASK (0x1 << 2) >> +#define MIPI_RX_ANAA4_CSI0B_RG_CSI0B_DPHY_L1_FORCE_INIT_SHIFT 3 >> +#define MIPI_RX_ANAA4_CSI0B_RG_CSI0B_DPHY_L1_FORCE_INIT_MASK (0x1 << 3) >> +#define MIPI_RX_ANAA4_CSI0B_RG_CSI0B_CDPHY_L2_T1_SYNC_INIT_SEL_SHIFT 4 >> +#define MIPI_RX_ANAA4_CSI0B_RG_CSI0B_CDPHY_L2_T1_SYNC_INIT_SEL_MASK (0x1 << 4) >> +#define MIPI_RX_ANAA4_CSI0B_RG_CSI0B_CDPHY_L2_T1_FORCE_INIT_SHIFT 5 >> +#define MIPI_RX_ANAA4_CSI0B_RG_CSI0B_CDPHY_L2_T1_FORCE_INIT_MASK (0x1 << 5) >> +#define MIPI_RX_ANAA8_CSI0B 0x10A8 >> +#define MIPI_RX_ANAA8_CSI0B_RG_CSI0B_CDPHY_L0_T0_BYTECK_INVERT_SHIFT 0 >> +#define MIPI_RX_ANAA8_CSI0B_RG_CSI0B_CDPHY_L0_T0_BYTECK_INVERT_MASK (0x1 << 0) >> +#define MIPI_RX_ANAA8_CSI0B_RG_CSI0B_DPHY_L1_BYTECK_INVERT_SHIFT 1 >> +#define MIPI_RX_ANAA8_CSI0B_RG_CSI0B_DPHY_L1_BYTECK_INVERT_MASK (0x1 << 1) >> +#define MIPI_RX_ANAA8_CSI0B_RG_CSI0B_CDPHY_L2_T1_BYTECK_INVERT_SHIFT 2 >> +#define MIPI_RX_ANAA8_CSI0B_RG_CSI0B_CDPHY_L2_T1_BYTECK_INVERT_MASK (0x1 << 2) >> +#define MIPI_RX_ANAA8_CSI0B_RG_CSI0B_DPHY_HSDET_LEVEL_MODE_EN_SHIFT 3 >> +#define MIPI_RX_ANAA8_CSI0B_RG_CSI0B_DPHY_HSDET_LEVEL_MODE_EN_MASK (0x1 << 3) >> +#define MIPI_RX_ANAA8_CSI0B_RG_CSI0B_OS_CAL_SEL_SHIFT 4 >> +#define MIPI_RX_ANAA8_CSI0B_RG_CSI0B_OS_CAL_SEL_MASK (0x7 << 4) >> +#define MIPI_RX_ANAA8_CSI0B_RG_CSI0B_DPHY_HSDET_DIG_BACK_EN_SHIFT 7 >> +#define MIPI_RX_ANAA8_CSI0B_RG_CSI0B_DPHY_HSDET_DIG_BACK_EN_MASK (0x1 << 7) >> +#define MIPI_RX_ANAA8_CSI0B_RG_CSI0B_CDPHY_DELAYCAL_CK_SEL_SHIFT 8 >> +#define MIPI_RX_ANAA8_CSI0B_RG_CSI0B_CDPHY_DELAYCAL_CK_SEL_MASK (0x7 << 8) >> +#define MIPI_RX_ANAA8_CSI0B_RG_CSI0B_OS_CAL_DIV_SHIFT 11 >> +#define MIPI_RX_ANAA8_CSI0B_RG_CSI0B_OS_CAL_DIV_MASK (0x3 << 11) >> +#define MIPI_RX_ANA00_CSI1A 0x2000 >> +#define MIPI_RX_ANA00_CSI1A_RG_CSI1A_EQ_PROTECT_EN_SHIFT 1 >> +#define MIPI_RX_ANA00_CSI1A_RG_CSI1A_EQ_PROTECT_EN_MASK (0x1 << 1) >> +#define MIPI_RX_ANA00_CSI1A_RG_CSI1A_BG_LPF_EN_SHIFT 2 >> +#define MIPI_RX_ANA00_CSI1A_RG_CSI1A_BG_LPF_EN_MASK (0x1 << 2) >> +#define MIPI_RX_ANA00_CSI1A_RG_CSI1A_BG_CORE_EN_SHIFT 3 >> +#define MIPI_RX_ANA00_CSI1A_RG_CSI1A_BG_CORE_EN_MASK (0x1 << 3) >> +#define MIPI_RX_ANA00_CSI1A_RG_CSI1A_DPHY_L0_CKMODE_EN_SHIFT 5 >> +#define MIPI_RX_ANA00_CSI1A_RG_CSI1A_DPHY_L0_CKMODE_EN_MASK (0x1 << 5) >> +#define MIPI_RX_ANA00_CSI1A_RG_CSI1A_DPHY_L0_CKSEL_SHIFT 6 >> +#define MIPI_RX_ANA00_CSI1A_RG_CSI1A_DPHY_L0_CKSEL_MASK (0x1 << 6) >> +#define MIPI_RX_ANA00_CSI1A_RG_CSI1A_DPHY_L1_CKMODE_EN_SHIFT 8 >> +#define MIPI_RX_ANA00_CSI1A_RG_CSI1A_DPHY_L1_CKMODE_EN_MASK (0x1 << 8) >> +#define MIPI_RX_ANA00_CSI1A_RG_CSI1A_DPHY_L1_CKSEL_SHIFT 9 >> +#define MIPI_RX_ANA00_CSI1A_RG_CSI1A_DPHY_L1_CKSEL_MASK (0x1 << 9) >> +#define MIPI_RX_ANA00_CSI1A_RG_CSI1A_DPHY_L2_CKMODE_EN_SHIFT 11 >> +#define MIPI_RX_ANA00_CSI1A_RG_CSI1A_DPHY_L2_CKMODE_EN_MASK (0x1 << 11) >> +#define MIPI_RX_ANA00_CSI1A_RG_CSI1A_DPHY_L2_CKSEL_SHIFT 12 >> +#define MIPI_RX_ANA00_CSI1A_RG_CSI1A_DPHY_L2_CKSEL_MASK (0x1 << 12) >> +#define MIPI_RX_ANA04_CSI1A 0x2004 >> +#define MIPI_RX_ANA04_CSI1A_RG_CSI1A_BG_LPRX_VTH_SEL_SHIFT 0 >> +#define MIPI_RX_ANA04_CSI1A_RG_CSI1A_BG_LPRX_VTH_SEL_MASK (0x7 << 0) >> +#define MIPI_RX_ANA04_CSI1A_RG_CSI1A_BG_LPRX_VTL_SEL_SHIFT 4 >> +#define MIPI_RX_ANA04_CSI1A_RG_CSI1A_BG_LPRX_VTL_SEL_MASK (0x7 << 4) >> +#define MIPI_RX_ANA04_CSI1A_RG_CSI1A_BG_HSDET_VTH_SEL_SHIFT 8 >> +#define MIPI_RX_ANA04_CSI1A_RG_CSI1A_BG_HSDET_VTH_SEL_MASK (0x7 << 8) >> +#define MIPI_RX_ANA04_CSI1A_RG_CSI1A_BG_HSDET_VTL_SEL_SHIFT 12 >> +#define MIPI_RX_ANA04_CSI1A_RG_CSI1A_BG_HSDET_VTL_SEL_MASK (0x7 << 12) >> +#define MIPI_RX_ANA04_CSI1A_RG_CSI1A_BG_VREF_SEL_SHIFT 16 >> +#define MIPI_RX_ANA04_CSI1A_RG_CSI1A_BG_VREF_SEL_MASK (0xf << 16) >> +#define MIPI_RX_ANA04_CSI1A_RG_CSI1A_BG_MON_VREF_SEL_SHIFT 24 >> +#define MIPI_RX_ANA04_CSI1A_RG_CSI1A_BG_MON_VREF_SEL_MASK (0xf << 24) >> +#define MIPI_RX_ANA04_CSI1A_RG_CSI1A_FORCE_HSRT_EN_SHIFT 28 >> +#define MIPI_RX_ANA04_CSI1A_RG_CSI1A_FORCE_HSRT_EN_MASK (0x1 << 28) >> +#define MIPI_RX_ANA08_CSI1A 0x2008 >> +#define MIPI_RX_ANA08_CSI1A_RG_CSI1A_L0P_HSRT_CODE_SHIFT 0 >> +#define MIPI_RX_ANA08_CSI1A_RG_CSI1A_L0P_HSRT_CODE_MASK (0x1f << 0) >> +#define MIPI_RX_ANA08_CSI1A_RG_CSI1A_L0N_HSRT_CODE_SHIFT 8 >> +#define MIPI_RX_ANA08_CSI1A_RG_CSI1A_L0N_HSRT_CODE_MASK (0x1f << 8) >> +#define MIPI_RX_ANA08_CSI1A_RG_CSI1A_L1P_HSRT_CODE_SHIFT 16 >> +#define MIPI_RX_ANA08_CSI1A_RG_CSI1A_L1P_HSRT_CODE_MASK (0x1f << 16) >> +#define MIPI_RX_ANA08_CSI1A_RG_CSI1A_L1N_HSRT_CODE_SHIFT 24 >> +#define MIPI_RX_ANA08_CSI1A_RG_CSI1A_L1N_HSRT_CODE_MASK (0x1f << 24) >> +#define MIPI_RX_ANA0C_CSI1A 0x200C >> +#define MIPI_RX_ANA0C_CSI1A_RG_CSI1A_L2P_HSRT_CODE_SHIFT 0 >> +#define MIPI_RX_ANA0C_CSI1A_RG_CSI1A_L2P_HSRT_CODE_MASK (0x1f << 0) >> +#define MIPI_RX_ANA0C_CSI1A_RG_CSI1A_L2N_HSRT_CODE_SHIFT 8 >> +#define MIPI_RX_ANA0C_CSI1A_RG_CSI1A_L2N_HSRT_CODE_MASK (0x1f << 8) >> +#define MIPI_RX_ANA10_CSI1A 0x2010 >> +#define MIPI_RX_ANA10_CSI1A_RG_CSI1A_DPHY_L0_DELAYCAL_EN_SHIFT 0 >> +#define MIPI_RX_ANA10_CSI1A_RG_CSI1A_DPHY_L0_DELAYCAL_EN_MASK (0x1 << 0) >> +#define MIPI_RX_ANA10_CSI1A_RG_CSI1A_DPHY_L0_DELAYCAL_RSTB_SHIFT 1 >> +#define MIPI_RX_ANA10_CSI1A_RG_CSI1A_DPHY_L0_DELAYCAL_RSTB_MASK (0x1 << 1) >> +#define MIPI_RX_ANA10_CSI1A_RG_CSI1A_DPHY_L0_VREF_SEL_SHIFT 2 >> +#define MIPI_RX_ANA10_CSI1A_RG_CSI1A_DPHY_L0_VREF_SEL_MASK (0x3f << 2) >> +#define MIPI_RX_ANA10_CSI1A_RG_CSI1A_DPHY_L1_DELAYCAL_EN_SHIFT 8 >> +#define MIPI_RX_ANA10_CSI1A_RG_CSI1A_DPHY_L1_DELAYCAL_EN_MASK (0x1 << 8) >> +#define MIPI_RX_ANA10_CSI1A_RG_CSI1A_DPHY_L1_DELAYCAL_RSTB_SHIFT 9 >> +#define MIPI_RX_ANA10_CSI1A_RG_CSI1A_DPHY_L1_DELAYCAL_RSTB_MASK (0x1 << 9) >> +#define MIPI_RX_ANA10_CSI1A_RG_CSI1A_DPHY_L1_VREF_SEL_SHIFT 10 >> +#define MIPI_RX_ANA10_CSI1A_RG_CSI1A_DPHY_L1_VREF_SEL_MASK (0x3f << 10) >> +#define MIPI_RX_ANA10_CSI1A_RG_CSI1A_DPHY_L2_DELAYCAL_EN_SHIFT 16 >> +#define MIPI_RX_ANA10_CSI1A_RG_CSI1A_DPHY_L2_DELAYCAL_EN_MASK (0x1 << 16) >> +#define MIPI_RX_ANA10_CSI1A_RG_CSI1A_DPHY_L2_DELAYCAL_RSTB_SHIFT 17 >> +#define MIPI_RX_ANA10_CSI1A_RG_CSI1A_DPHY_L2_DELAYCAL_RSTB_MASK (0x1 << 17) >> +#define MIPI_RX_ANA10_CSI1A_RG_CSI1A_DPHY_L2_VREF_SEL_SHIFT 18 >> +#define MIPI_RX_ANA10_CSI1A_RG_CSI1A_DPHY_L2_VREF_SEL_MASK (0x3f << 18) >> +#define MIPI_RX_ANA18_CSI1A 0x2018 >> +#define MIPI_RX_ANA18_CSI1A_RG_CSI1A_L0_EQ_OS_CAL_EN_SHIFT 0 >> +#define MIPI_RX_ANA18_CSI1A_RG_CSI1A_L0_EQ_OS_CAL_EN_MASK (0x1 << 0) >> +#define MIPI_RX_ANA18_CSI1A_RG_CSI1A_L0_EQ_MON_EN_SHIFT 1 >> +#define MIPI_RX_ANA18_CSI1A_RG_CSI1A_L0_EQ_MON_EN_MASK (0x1 << 1) >> +#define MIPI_RX_ANA18_CSI1A_RG_CSI1A_L0_EQ_SCA_SHIFT 2 >> +#define MIPI_RX_ANA18_CSI1A_RG_CSI1A_L0_EQ_SCA_MASK (0x1 << 2) >> +#define MIPI_RX_ANA18_CSI1A_RG_CSI1A_L0_EQ_SCB_SHIFT 3 >> +#define MIPI_RX_ANA18_CSI1A_RG_CSI1A_L0_EQ_SCB_MASK (0x1 << 3) >> +#define MIPI_RX_ANA18_CSI1A_RG_CSI1A_L0_EQ_IS_SHIFT 4 >> +#define MIPI_RX_ANA18_CSI1A_RG_CSI1A_L0_EQ_IS_MASK (0x3 << 4) >> +#define MIPI_RX_ANA18_CSI1A_RG_CSI1A_L0_EQ_BW_SHIFT 6 >> +#define MIPI_RX_ANA18_CSI1A_RG_CSI1A_L0_EQ_BW_MASK (0x3 << 6) >> +#define MIPI_RX_ANA18_CSI1A_RG_CSI1A_L0_EQ_SRA_SHIFT 8 >> +#define MIPI_RX_ANA18_CSI1A_RG_CSI1A_L0_EQ_SRA_MASK (0xf << 8) >> +#define MIPI_RX_ANA18_CSI1A_RG_CSI1A_L0_EQ_SRB_SHIFT 12 >> +#define MIPI_RX_ANA18_CSI1A_RG_CSI1A_L0_EQ_SRB_MASK (0xf << 12) >> +#define MIPI_RX_ANA18_CSI1A_RG_CSI1A_L1_EQ_OS_CAL_EN_SHIFT 16 >> +#define MIPI_RX_ANA18_CSI1A_RG_CSI1A_L1_EQ_OS_CAL_EN_MASK (0x1 << 16) >> +#define MIPI_RX_ANA18_CSI1A_RG_CSI1A_L1_EQ_MON_EN_SHIFT 17 >> +#define MIPI_RX_ANA18_CSI1A_RG_CSI1A_L1_EQ_MON_EN_MASK (0x1 << 17) >> +#define MIPI_RX_ANA18_CSI1A_RG_CSI1A_L1_EQ_SCA_SHIFT 18 >> +#define MIPI_RX_ANA18_CSI1A_RG_CSI1A_L1_EQ_SCA_MASK (0x1 << 18) >> +#define MIPI_RX_ANA18_CSI1A_RG_CSI1A_L1_EQ_SCB_SHIFT 19 >> +#define MIPI_RX_ANA18_CSI1A_RG_CSI1A_L1_EQ_SCB_MASK (0x1 << 19) >> +#define MIPI_RX_ANA18_CSI1A_RG_CSI1A_L1_EQ_IS_SHIFT 20 >> +#define MIPI_RX_ANA18_CSI1A_RG_CSI1A_L1_EQ_IS_MASK (0x3 << 20) >> +#define MIPI_RX_ANA18_CSI1A_RG_CSI1A_L1_EQ_BW_SHIFT 22 >> +#define MIPI_RX_ANA18_CSI1A_RG_CSI1A_L1_EQ_BW_MASK (0x3 << 22) >> +#define MIPI_RX_ANA18_CSI1A_RG_CSI1A_L1_EQ_SRA_SHIFT 24 >> +#define MIPI_RX_ANA18_CSI1A_RG_CSI1A_L1_EQ_SRA_MASK (0xf << 24) >> +#define MIPI_RX_ANA18_CSI1A_RG_CSI1A_L1_EQ_SRB_SHIFT 28 >> +#define MIPI_RX_ANA18_CSI1A_RG_CSI1A_L1_EQ_SRB_MASK (0xf << 28) >> +#define MIPI_RX_ANA1C_CSI1A 0x201C >> +#define MIPI_RX_ANA1C_CSI1A_RG_CSI1A_L2_EQ_OS_CAL_EN_SHIFT 0 >> +#define MIPI_RX_ANA1C_CSI1A_RG_CSI1A_L2_EQ_OS_CAL_EN_MASK (0x1 << 0) >> +#define MIPI_RX_ANA1C_CSI1A_RG_CSI1A_L2_EQ_MON_EN_SHIFT 1 >> +#define MIPI_RX_ANA1C_CSI1A_RG_CSI1A_L2_EQ_MON_EN_MASK (0x1 << 1) >> +#define MIPI_RX_ANA1C_CSI1A_RG_CSI1A_L2_EQ_SCA_SHIFT 2 >> +#define MIPI_RX_ANA1C_CSI1A_RG_CSI1A_L2_EQ_SCA_MASK (0x1 << 2) >> +#define MIPI_RX_ANA1C_CSI1A_RG_CSI1A_L2_EQ_SCB_SHIFT 3 >> +#define MIPI_RX_ANA1C_CSI1A_RG_CSI1A_L2_EQ_SCB_MASK (0x1 << 3) >> +#define MIPI_RX_ANA1C_CSI1A_RG_CSI1A_L2_EQ_IS_SHIFT 4 >> +#define MIPI_RX_ANA1C_CSI1A_RG_CSI1A_L2_EQ_IS_MASK (0x3 << 4) >> +#define MIPI_RX_ANA1C_CSI1A_RG_CSI1A_L2_EQ_BW_SHIFT 6 >> +#define MIPI_RX_ANA1C_CSI1A_RG_CSI1A_L2_EQ_BW_MASK (0x3 << 6) >> +#define MIPI_RX_ANA1C_CSI1A_RG_CSI1A_L2_EQ_SRA_SHIFT 8 >> +#define MIPI_RX_ANA1C_CSI1A_RG_CSI1A_L2_EQ_SRA_MASK (0xf << 8) >> +#define MIPI_RX_ANA1C_CSI1A_RG_CSI1A_L2_EQ_SRB_SHIFT 12 >> +#define MIPI_RX_ANA1C_CSI1A_RG_CSI1A_L2_EQ_SRB_MASK (0xf << 12) >> +#define MIPI_RX_ANA24_CSI1A 0x2024 >> +#define MIPI_RX_ANA24_CSI1A_RG_CSI1A_RESERVE_SHIFT 24 >> +#define MIPI_RX_ANA24_CSI1A_RG_CSI1A_RESERVE_MASK (0xff << 24) >> +#define MIPI_RX_ANA48_CSI1A 0x2048 >> +#define MIPI_RX_ANA48_CSI1A_RGS_CSI1A_DPHY_L0_OS_CAL_CPLT_SHIFT 3 >> +#define MIPI_RX_ANA48_CSI1A_RGS_CSI1A_DPHY_L0_OS_CAL_CPLT_MASK (0x1 << 3) >> +#define MIPI_RX_ANA48_CSI1A_RGS_CSI1A_DPHY_L1_OS_CAL_CPLT_SHIFT 4 >> +#define MIPI_RX_ANA48_CSI1A_RGS_CSI1A_DPHY_L1_OS_CAL_CPLT_MASK (0x1 << 4) >> +#define MIPI_RX_ANA48_CSI1A_RGS_CSI1A_DPHY_L2_OS_CAL_CPLT_SHIFT 5 >> +#define MIPI_RX_ANA48_CSI1A_RGS_CSI1A_DPHY_L2_OS_CAL_CPLT_MASK (0x1 << 5) >> +#define MIPI_RX_ANA48_CSI1A_RGS_CSI1A_OS_CAL_CODE_SHIFT 8 >> +#define MIPI_RX_ANA48_CSI1A_RGS_CSI1A_OS_CAL_CODE_MASK (0xff << 8) >> +#define MIPI_RX_WRAPPER80_CSI1A 0x2080 >> +#define MIPI_RX_WRAPPER80_CSI1A_CSR_CSI_CLK_MON_SHIFT 0 >> +#define MIPI_RX_WRAPPER80_CSI1A_CSR_CSI_CLK_MON_MASK (0x1 << 0) >> +#define MIPI_RX_WRAPPER80_CSI1A_CSR_CSI_MON_MUX_SHIFT 8 >> +#define MIPI_RX_WRAPPER80_CSI1A_CSR_CSI_MON_MUX_MASK (0xff << 8) >> +#define MIPI_RX_WRAPPER80_CSI1A_CSR_CSI_RST_MODE_SHIFT 16 >> +#define MIPI_RX_WRAPPER80_CSI1A_CSR_CSI_RST_MODE_MASK (0x3 << 16) >> +#define MIPI_RX_WRAPPER80_CSI1A_CSR_SW_RST_SHIFT 24 >> +#define MIPI_RX_WRAPPER80_CSI1A_CSR_SW_RST_MASK (0xf << 24) >> +#define MIPI_RX_WRAPPER84_CSI1A 0x2084 >> +#define MIPI_RX_WRAPPER84_CSI1A_CSI_DEBUG_OUT_SHIFT 0 >> +#define MIPI_RX_WRAPPER84_CSI1A_CSI_DEBUG_OUT_MASK (0xffffffff << 0) >> +#define MIPI_RX_WRAPPER88_CSI1A 0x2088 >> +#define MIPI_RX_WRAPPER88_CSI1A_CSR_SW_MODE_0_SHIFT 0 >> +#define MIPI_RX_WRAPPER88_CSI1A_CSR_SW_MODE_0_MASK (0xffffffff << 0) >> +#define MIPI_RX_WRAPPER8C_CSI1A 0x208C >> +#define MIPI_RX_WRAPPER8C_CSI1A_CSR_SW_MODE_1_SHIFT 0 >> +#define MIPI_RX_WRAPPER8C_CSI1A_CSR_SW_MODE_1_MASK (0xffffffff << 0) >> +#define MIPI_RX_WRAPPER90_CSI1A 0x2090 >> +#define MIPI_RX_WRAPPER90_CSI1A_CSR_SW_MODE_2_SHIFT 0 >> +#define MIPI_RX_WRAPPER90_CSI1A_CSR_SW_MODE_2_MASK (0xffffffff << 0) >> +#define MIPI_RX_WRAPPER94_CSI1A 0x2094 >> +#define MIPI_RX_WRAPPER94_CSI1A_CSR_SW_VALUE_0_SHIFT 0 >> +#define MIPI_RX_WRAPPER94_CSI1A_CSR_SW_VALUE_0_MASK (0xffffffff << 0) >> +#define MIPI_RX_WRAPPER98_CSI1A 0x2098 >> +#define MIPI_RX_WRAPPER98_CSI1A_CSR_SW_VALUE_1_SHIFT 0 >> +#define MIPI_RX_WRAPPER98_CSI1A_CSR_SW_VALUE_1_MASK (0xffffffff << 0) >> +#define MIPI_RX_WRAPPER9C_CSI1A 0x209C >> +#define MIPI_RX_WRAPPER9C_CSI1A_CSR_SW_VALUE_2_SHIFT 0 >> +#define MIPI_RX_WRAPPER9C_CSI1A_CSR_SW_VALUE_2_MASK (0xffffffff << 0) >> +#define MIPI_RX_ANAA4_CSI1A 0x20A4 >> +#define MIPI_RX_ANAA4_CSI1A_RG_CSI1A_DPHY_L0_SYNC_INIT_SEL_SHIFT 0 >> +#define MIPI_RX_ANAA4_CSI1A_RG_CSI1A_DPHY_L0_SYNC_INIT_SEL_MASK (0x1 << 0) >> +#define MIPI_RX_ANAA4_CSI1A_RG_CSI1A_DPHY_L0_FORCE_INIT_SHIFT 1 >> +#define MIPI_RX_ANAA4_CSI1A_RG_CSI1A_DPHY_L0_FORCE_INIT_MASK (0x1 << 1) >> +#define MIPI_RX_ANAA4_CSI1A_RG_CSI1A_DPHY_L1_SYNC_INIT_SEL_SHIFT 2 >> +#define MIPI_RX_ANAA4_CSI1A_RG_CSI1A_DPHY_L1_SYNC_INIT_SEL_MASK (0x1 << 2) >> +#define MIPI_RX_ANAA4_CSI1A_RG_CSI1A_DPHY_L1_FORCE_INIT_SHIFT 3 >> +#define MIPI_RX_ANAA4_CSI1A_RG_CSI1A_DPHY_L1_FORCE_INIT_MASK (0x1 << 3) >> +#define MIPI_RX_ANAA4_CSI1A_RG_CSI1A_DPHY_L2_SYNC_INIT_SEL_SHIFT 4 >> +#define MIPI_RX_ANAA4_CSI1A_RG_CSI1A_DPHY_L2_SYNC_INIT_SEL_MASK (0x1 << 4) >> +#define MIPI_RX_ANAA4_CSI1A_RG_CSI1A_DPHY_L2_FORCE_INIT_SHIFT 5 >> +#define MIPI_RX_ANAA4_CSI1A_RG_CSI1A_DPHY_L2_FORCE_INIT_MASK (0x1 << 5) >> +#define MIPI_RX_ANAA8_CSI1A 0x20A8 >> +#define MIPI_RX_ANAA8_CSI1A_RG_CSI1A_DPHY_L0_BYTECK_INVERT_SHIFT 0 >> +#define MIPI_RX_ANAA8_CSI1A_RG_CSI1A_DPHY_L0_BYTECK_INVERT_MASK (0x1 << 0) >> +#define MIPI_RX_ANAA8_CSI1A_RG_CSI1A_DPHY_L1_BYTECK_INVERT_SHIFT 1 >> +#define MIPI_RX_ANAA8_CSI1A_RG_CSI1A_DPHY_L1_BYTECK_INVERT_MASK (0x1 << 1) >> +#define MIPI_RX_ANAA8_CSI1A_RG_CSI1A_DPHY_L2_BYTECK_INVERT_SHIFT 2 >> +#define MIPI_RX_ANAA8_CSI1A_RG_CSI1A_DPHY_L2_BYTECK_INVERT_MASK (0x1 << 2) >> +#define MIPI_RX_ANAA8_CSI1A_RG_CSI1A_DPHY_HSDET_LEVEL_MODE_EN_SHIFT 3 >> +#define MIPI_RX_ANAA8_CSI1A_RG_CSI1A_DPHY_HSDET_LEVEL_MODE_EN_MASK (0x1 << 3) >> +#define MIPI_RX_ANAA8_CSI1A_RG_CSI1A_OS_CAL_SEL_SHIFT 4 >> +#define MIPI_RX_ANAA8_CSI1A_RG_CSI1A_OS_CAL_SEL_MASK (0x7 << 4) >> +#define MIPI_RX_ANAA8_CSI1A_RG_CSI1A_DPHY_HSDET_DIG_BACK_EN_SHIFT 7 >> +#define MIPI_RX_ANAA8_CSI1A_RG_CSI1A_DPHY_HSDET_DIG_BACK_EN_MASK (0x1 << 7) >> +#define MIPI_RX_ANAA8_CSI1A_RG_CSI1A_DPHY_DELAYCAL_CK_SEL_SHIFT 8 >> +#define MIPI_RX_ANAA8_CSI1A_RG_CSI1A_DPHY_DELAYCAL_CK_SEL_MASK (0x7 << 8) >> +#define MIPI_RX_ANAA8_CSI1A_RG_CSI1A_OS_CAL_DIV_SHIFT 11 >> +#define MIPI_RX_ANAA8_CSI1A_RG_CSI1A_OS_CAL_DIV_MASK (0x3 << 11) >> +#define MIPI_RX_ANA00_CSI1B 0x3000 >> +#define MIPI_RX_ANA00_CSI1B_RG_CSI1B_EQ_PROTECT_EN_SHIFT 1 >> +#define MIPI_RX_ANA00_CSI1B_RG_CSI1B_EQ_PROTECT_EN_MASK (0x1 << 1) >> +#define MIPI_RX_ANA00_CSI1B_RG_CSI1B_BG_LPF_EN_SHIFT 2 >> +#define MIPI_RX_ANA00_CSI1B_RG_CSI1B_BG_LPF_EN_MASK (0x1 << 2) >> +#define MIPI_RX_ANA00_CSI1B_RG_CSI1B_BG_CORE_EN_SHIFT 3 >> +#define MIPI_RX_ANA00_CSI1B_RG_CSI1B_BG_CORE_EN_MASK (0x1 << 3) >> +#define MIPI_RX_ANA00_CSI1B_RG_CSI1B_DPHY_L0_CKMODE_EN_SHIFT 5 >> +#define MIPI_RX_ANA00_CSI1B_RG_CSI1B_DPHY_L0_CKMODE_EN_MASK (0x1 << 5) >> +#define MIPI_RX_ANA00_CSI1B_RG_CSI1B_DPHY_L0_CKSEL_SHIFT 6 >> +#define MIPI_RX_ANA00_CSI1B_RG_CSI1B_DPHY_L0_CKSEL_MASK (0x1 << 6) >> +#define MIPI_RX_ANA00_CSI1B_RG_CSI1B_DPHY_L1_CKMODE_EN_SHIFT 8 >> +#define MIPI_RX_ANA00_CSI1B_RG_CSI1B_DPHY_L1_CKMODE_EN_MASK (0x1 << 8) >> +#define MIPI_RX_ANA00_CSI1B_RG_CSI1B_DPHY_L1_CKSEL_SHIFT 9 >> +#define MIPI_RX_ANA00_CSI1B_RG_CSI1B_DPHY_L1_CKSEL_MASK (0x1 << 9) >> +#define MIPI_RX_ANA00_CSI1B_RG_CSI1B_DPHY_L2_CKMODE_EN_SHIFT 11 >> +#define MIPI_RX_ANA00_CSI1B_RG_CSI1B_DPHY_L2_CKMODE_EN_MASK (0x1 << 11) >> +#define MIPI_RX_ANA00_CSI1B_RG_CSI1B_DPHY_L2_CKSEL_SHIFT 12 >> +#define MIPI_RX_ANA00_CSI1B_RG_CSI1B_DPHY_L2_CKSEL_MASK (0x1 << 12) >> +#define MIPI_RX_ANA04_CSI1B 0x3004 >> +#define MIPI_RX_ANA04_CSI1B_RG_CSI1B_BG_LPRX_VTH_SEL_SHIFT 0 >> +#define MIPI_RX_ANA04_CSI1B_RG_CSI1B_BG_LPRX_VTH_SEL_MASK (0x7 << 0) >> +#define MIPI_RX_ANA04_CSI1B_RG_CSI1B_BG_LPRX_VTL_SEL_SHIFT 4 >> +#define MIPI_RX_ANA04_CSI1B_RG_CSI1B_BG_LPRX_VTL_SEL_MASK (0x7 << 4) >> +#define MIPI_RX_ANA04_CSI1B_RG_CSI1B_BG_HSDET_VTH_SEL_SHIFT 8 >> +#define MIPI_RX_ANA04_CSI1B_RG_CSI1B_BG_HSDET_VTH_SEL_MASK (0x7 << 8) >> +#define MIPI_RX_ANA04_CSI1B_RG_CSI1B_BG_HSDET_VTL_SEL_SHIFT 12 >> +#define MIPI_RX_ANA04_CSI1B_RG_CSI1B_BG_HSDET_VTL_SEL_MASK (0x7 << 12) >> +#define MIPI_RX_ANA04_CSI1B_RG_CSI1B_BG_VREF_SEL_SHIFT 16 >> +#define MIPI_RX_ANA04_CSI1B_RG_CSI1B_BG_VREF_SEL_MASK (0xf << 16) >> +#define MIPI_RX_ANA04_CSI1B_RG_CSI1B_BG_MON_VREF_SEL_SHIFT 24 >> +#define MIPI_RX_ANA04_CSI1B_RG_CSI1B_BG_MON_VREF_SEL_MASK (0xf << 24) >> +#define MIPI_RX_ANA04_CSI1B_RG_CSI1B_FORCE_HSRT_EN_SHIFT 28 >> +#define MIPI_RX_ANA04_CSI1B_RG_CSI1B_FORCE_HSRT_EN_MASK (0x1 << 28) >> +#define MIPI_RX_ANA08_CSI1B 0x3008 >> +#define MIPI_RX_ANA08_CSI1B_RG_CSI1B_L0P_HSRT_CODE_SHIFT 0 >> +#define MIPI_RX_ANA08_CSI1B_RG_CSI1B_L0P_HSRT_CODE_MASK (0x1f << 0) >> +#define MIPI_RX_ANA08_CSI1B_RG_CSI1B_L0N_HSRT_CODE_SHIFT 8 >> +#define MIPI_RX_ANA08_CSI1B_RG_CSI1B_L0N_HSRT_CODE_MASK (0x1f << 8) >> +#define MIPI_RX_ANA08_CSI1B_RG_CSI1B_L1P_HSRT_CODE_SHIFT 16 >> +#define MIPI_RX_ANA08_CSI1B_RG_CSI1B_L1P_HSRT_CODE_MASK (0x1f << 16) >> +#define MIPI_RX_ANA08_CSI1B_RG_CSI1B_L1N_HSRT_CODE_SHIFT 24 >> +#define MIPI_RX_ANA08_CSI1B_RG_CSI1B_L1N_HSRT_CODE_MASK (0x1f << 24) >> +#define MIPI_RX_ANA0C_CSI1B 0x300C >> +#define MIPI_RX_ANA0C_CSI1B_RG_CSI1B_L2P_HSRT_CODE_SHIFT 0 >> +#define MIPI_RX_ANA0C_CSI1B_RG_CSI1B_L2P_HSRT_CODE_MASK (0x1f << 0) >> +#define MIPI_RX_ANA0C_CSI1B_RG_CSI1B_L2N_HSRT_CODE_SHIFT 8 >> +#define MIPI_RX_ANA0C_CSI1B_RG_CSI1B_L2N_HSRT_CODE_MASK (0x1f << 8) >> +#define MIPI_RX_ANA10_CSI1B 0x3010 >> +#define MIPI_RX_ANA10_CSI1B_RG_CSI1B_DPHY_L0_DELAYCAL_EN_SHIFT 0 >> +#define MIPI_RX_ANA10_CSI1B_RG_CSI1B_DPHY_L0_DELAYCAL_EN_MASK (0x1 << 0) >> +#define MIPI_RX_ANA10_CSI1B_RG_CSI1B_DPHY_L0_DELAYCAL_RSTB_SHIFT 1 >> +#define MIPI_RX_ANA10_CSI1B_RG_CSI1B_DPHY_L0_DELAYCAL_RSTB_MASK (0x1 << 1) >> +#define MIPI_RX_ANA10_CSI1B_RG_CSI1B_DPHY_L0_VREF_SEL_SHIFT 2 >> +#define MIPI_RX_ANA10_CSI1B_RG_CSI1B_DPHY_L0_VREF_SEL_MASK (0x3f << 2) >> +#define MIPI_RX_ANA10_CSI1B_RG_CSI1B_DPHY_L1_DELAYCAL_EN_SHIFT 8 >> +#define MIPI_RX_ANA10_CSI1B_RG_CSI1B_DPHY_L1_DELAYCAL_EN_MASK (0x1 << 8) >> +#define MIPI_RX_ANA10_CSI1B_RG_CSI1B_DPHY_L1_DELAYCAL_RSTB_SHIFT 9 >> +#define MIPI_RX_ANA10_CSI1B_RG_CSI1B_DPHY_L1_DELAYCAL_RSTB_MASK (0x1 << 9) >> +#define MIPI_RX_ANA10_CSI1B_RG_CSI1B_DPHY_L1_VREF_SEL_SHIFT 10 >> +#define MIPI_RX_ANA10_CSI1B_RG_CSI1B_DPHY_L1_VREF_SEL_MASK (0x3f << 10) >> +#define MIPI_RX_ANA10_CSI1B_RG_CSI1B_DPHY_L2_DELAYCAL_EN_SHIFT 16 >> +#define MIPI_RX_ANA10_CSI1B_RG_CSI1B_DPHY_L2_DELAYCAL_EN_MASK (0x1 << 16) >> +#define MIPI_RX_ANA10_CSI1B_RG_CSI1B_DPHY_L2_DELAYCAL_RSTB_SHIFT 17 >> +#define MIPI_RX_ANA10_CSI1B_RG_CSI1B_DPHY_L2_DELAYCAL_RSTB_MASK (0x1 << 17) >> +#define MIPI_RX_ANA10_CSI1B_RG_CSI1B_DPHY_L2_VREF_SEL_SHIFT 18 >> +#define MIPI_RX_ANA10_CSI1B_RG_CSI1B_DPHY_L2_VREF_SEL_MASK (0x3f << 18) >> +#define MIPI_RX_ANA18_CSI1B 0x3018 >> +#define MIPI_RX_ANA18_CSI1B_RG_CSI1B_L0_EQ_OS_CAL_EN_SHIFT 0 >> +#define MIPI_RX_ANA18_CSI1B_RG_CSI1B_L0_EQ_OS_CAL_EN_MASK (0x1 << 0) >> +#define MIPI_RX_ANA18_CSI1B_RG_CSI1B_L0_EQ_MON_EN_SHIFT 1 >> +#define MIPI_RX_ANA18_CSI1B_RG_CSI1B_L0_EQ_MON_EN_MASK (0x1 << 1) >> +#define MIPI_RX_ANA18_CSI1B_RG_CSI1B_L0_EQ_SCA_SHIFT 2 >> +#define MIPI_RX_ANA18_CSI1B_RG_CSI1B_L0_EQ_SCA_MASK (0x1 << 2) >> +#define MIPI_RX_ANA18_CSI1B_RG_CSI1B_L0_EQ_SCB_SHIFT 3 >> +#define MIPI_RX_ANA18_CSI1B_RG_CSI1B_L0_EQ_SCB_MASK (0x1 << 3) >> +#define MIPI_RX_ANA18_CSI1B_RG_CSI1B_L0_EQ_IS_SHIFT 4 >> +#define MIPI_RX_ANA18_CSI1B_RG_CSI1B_L0_EQ_IS_MASK (0x3 << 4) >> +#define MIPI_RX_ANA18_CSI1B_RG_CSI1B_L0_EQ_BW_SHIFT 6 >> +#define MIPI_RX_ANA18_CSI1B_RG_CSI1B_L0_EQ_BW_MASK (0x3 << 6) >> +#define MIPI_RX_ANA18_CSI1B_RG_CSI1B_L0_EQ_SRA_SHIFT 8 >> +#define MIPI_RX_ANA18_CSI1B_RG_CSI1B_L0_EQ_SRA_MASK (0xf << 8) >> +#define MIPI_RX_ANA18_CSI1B_RG_CSI1B_L0_EQ_SRB_SHIFT 12 >> +#define MIPI_RX_ANA18_CSI1B_RG_CSI1B_L0_EQ_SRB_MASK (0xf << 12) >> +#define MIPI_RX_ANA18_CSI1B_RG_CSI1B_L1_EQ_OS_CAL_EN_SHIFT 16 >> +#define MIPI_RX_ANA18_CSI1B_RG_CSI1B_L1_EQ_OS_CAL_EN_MASK (0x1 << 16) >> +#define MIPI_RX_ANA18_CSI1B_RG_CSI1B_L1_EQ_MON_EN_SHIFT 17 >> +#define MIPI_RX_ANA18_CSI1B_RG_CSI1B_L1_EQ_MON_EN_MASK (0x1 << 17) >> +#define MIPI_RX_ANA18_CSI1B_RG_CSI1B_L1_EQ_SCA_SHIFT 18 >> +#define MIPI_RX_ANA18_CSI1B_RG_CSI1B_L1_EQ_SCA_MASK (0x1 << 18) >> +#define MIPI_RX_ANA18_CSI1B_RG_CSI1B_L1_EQ_SCB_SHIFT 19 >> +#define MIPI_RX_ANA18_CSI1B_RG_CSI1B_L1_EQ_SCB_MASK (0x1 << 19) >> +#define MIPI_RX_ANA18_CSI1B_RG_CSI1B_L1_EQ_IS_SHIFT 20 >> +#define MIPI_RX_ANA18_CSI1B_RG_CSI1B_L1_EQ_IS_MASK (0x3 << 20) >> +#define MIPI_RX_ANA18_CSI1B_RG_CSI1B_L1_EQ_BW_SHIFT 22 >> +#define MIPI_RX_ANA18_CSI1B_RG_CSI1B_L1_EQ_BW_MASK (0x3 << 22) >> +#define MIPI_RX_ANA18_CSI1B_RG_CSI1B_L1_EQ_SRA_SHIFT 24 >> +#define MIPI_RX_ANA18_CSI1B_RG_CSI1B_L1_EQ_SRA_MASK (0xf << 24) >> +#define MIPI_RX_ANA18_CSI1B_RG_CSI1B_L1_EQ_SRB_SHIFT 28 >> +#define MIPI_RX_ANA18_CSI1B_RG_CSI1B_L1_EQ_SRB_MASK (0xf << 28) >> +#define MIPI_RX_ANA1C_CSI1B 0x301C >> +#define MIPI_RX_ANA1C_CSI1B_RG_CSI1B_L2_EQ_OS_CAL_EN_SHIFT 0 >> +#define MIPI_RX_ANA1C_CSI1B_RG_CSI1B_L2_EQ_OS_CAL_EN_MASK (0x1 << 0) >> +#define MIPI_RX_ANA1C_CSI1B_RG_CSI1B_L2_EQ_MON_EN_SHIFT 1 >> +#define MIPI_RX_ANA1C_CSI1B_RG_CSI1B_L2_EQ_MON_EN_MASK (0x1 << 1) >> +#define MIPI_RX_ANA1C_CSI1B_RG_CSI1B_L2_EQ_SCA_SHIFT 2 >> +#define MIPI_RX_ANA1C_CSI1B_RG_CSI1B_L2_EQ_SCA_MASK (0x1 << 2) >> +#define MIPI_RX_ANA1C_CSI1B_RG_CSI1B_L2_EQ_SCB_SHIFT 3 >> +#define MIPI_RX_ANA1C_CSI1B_RG_CSI1B_L2_EQ_SCB_MASK (0x1 << 3) >> +#define MIPI_RX_ANA1C_CSI1B_RG_CSI1B_L2_EQ_IS_SHIFT 4 >> +#define MIPI_RX_ANA1C_CSI1B_RG_CSI1B_L2_EQ_IS_MASK (0x3 << 4) >> +#define MIPI_RX_ANA1C_CSI1B_RG_CSI1B_L2_EQ_BW_SHIFT 6 >> +#define MIPI_RX_ANA1C_CSI1B_RG_CSI1B_L2_EQ_BW_MASK (0x3 << 6) >> +#define MIPI_RX_ANA1C_CSI1B_RG_CSI1B_L2_EQ_SRA_SHIFT 8 >> +#define MIPI_RX_ANA1C_CSI1B_RG_CSI1B_L2_EQ_SRA_MASK (0xf << 8) >> +#define MIPI_RX_ANA1C_CSI1B_RG_CSI1B_L2_EQ_SRB_SHIFT 12 >> +#define MIPI_RX_ANA1C_CSI1B_RG_CSI1B_L2_EQ_SRB_MASK (0xf << 12) >> +#define MIPI_RX_ANA24_CSI1B 0x3024 >> +#define MIPI_RX_ANA24_CSI1B_RG_CSI1B_RESERVE_SHIFT 24 >> +#define MIPI_RX_ANA24_CSI1B_RG_CSI1B_RESERVE_MASK (0xff << 24) >> +#define MIPI_RX_ANA48_CSI1B 0x3048 >> +#define MIPI_RX_ANA48_CSI1B_RGS_CSI1B_DPHY_L0_OS_CAL_CPLT_SHIFT 3 >> +#define MIPI_RX_ANA48_CSI1B_RGS_CSI1B_DPHY_L0_OS_CAL_CPLT_MASK (0x1 << 3) >> +#define MIPI_RX_ANA48_CSI1B_RGS_CSI1B_DPHY_L1_OS_CAL_CPLT_SHIFT 4 >> +#define MIPI_RX_ANA48_CSI1B_RGS_CSI1B_DPHY_L1_OS_CAL_CPLT_MASK (0x1 << 4) >> +#define MIPI_RX_ANA48_CSI1B_RGS_CSI1B_DPHY_L2_OS_CAL_CPLT_SHIFT 5 >> +#define MIPI_RX_ANA48_CSI1B_RGS_CSI1B_DPHY_L2_OS_CAL_CPLT_MASK (0x1 << 5) >> +#define MIPI_RX_ANA48_CSI1B_RGS_CSI1B_OS_CAL_CODE_SHIFT 8 >> +#define MIPI_RX_ANA48_CSI1B_RGS_CSI1B_OS_CAL_CODE_MASK (0xff << 8) >> +#define MIPI_RX_WRAPPER80_CSI1B 0x3080 >> +#define MIPI_RX_WRAPPER80_CSI1B_CSR_CSI_CLK_MON_SHIFT 0 >> +#define MIPI_RX_WRAPPER80_CSI1B_CSR_CSI_CLK_MON_MASK (0x1 << 0) >> +#define MIPI_RX_WRAPPER80_CSI1B_CSR_CSI_MON_MUX_SHIFT 8 >> +#define MIPI_RX_WRAPPER80_CSI1B_CSR_CSI_MON_MUX_MASK (0xff << 8) >> +#define MIPI_RX_WRAPPER80_CSI1B_CSR_CSI_RST_MODE_SHIFT 16 >> +#define MIPI_RX_WRAPPER80_CSI1B_CSR_CSI_RST_MODE_MASK (0x3 << 16) >> +#define MIPI_RX_WRAPPER80_CSI1B_CSR_SW_RST_SHIFT 24 >> +#define MIPI_RX_WRAPPER80_CSI1B_CSR_SW_RST_MASK (0xf << 24) >> +#define MIPI_RX_WRAPPER84_CSI1B 0x3084 >> +#define MIPI_RX_WRAPPER84_CSI1B_CSI_DEBUG_OUT_SHIFT 0 >> +#define MIPI_RX_WRAPPER84_CSI1B_CSI_DEBUG_OUT_MASK (0xffffffff << 0) >> +#define MIPI_RX_WRAPPER88_CSI1B 0x3088 >> +#define MIPI_RX_WRAPPER88_CSI1B_CSR_SW_MODE_0_SHIFT 0 >> +#define MIPI_RX_WRAPPER88_CSI1B_CSR_SW_MODE_0_MASK (0xffffffff << 0) >> +#define MIPI_RX_WRAPPER8C_CSI1B 0x308C >> +#define MIPI_RX_WRAPPER8C_CSI1B_CSR_SW_MODE_1_SHIFT 0 >> +#define MIPI_RX_WRAPPER8C_CSI1B_CSR_SW_MODE_1_MASK (0xffffffff << 0) >> +#define MIPI_RX_WRAPPER90_CSI1B 0x3090 >> +#define MIPI_RX_WRAPPER90_CSI1B_CSR_SW_MODE_2_SHIFT 0 >> +#define MIPI_RX_WRAPPER90_CSI1B_CSR_SW_MODE_2_MASK (0xffffffff << 0) >> +#define MIPI_RX_WRAPPER94_CSI1B 0x3094 >> +#define MIPI_RX_WRAPPER94_CSI1B_CSR_SW_VALUE_0_SHIFT 0 >> +#define MIPI_RX_WRAPPER94_CSI1B_CSR_SW_VALUE_0_MASK (0xffffffff << 0) >> +#define MIPI_RX_WRAPPER98_CSI1B 0x3098 >> +#define MIPI_RX_WRAPPER98_CSI1B_CSR_SW_VALUE_1_SHIFT 0 >> +#define MIPI_RX_WRAPPER98_CSI1B_CSR_SW_VALUE_1_MASK (0xffffffff << 0) >> +#define MIPI_RX_WRAPPER9C_CSI1B 0x309C >> +#define MIPI_RX_WRAPPER9C_CSI1B_CSR_SW_VALUE_2_SHIFT 0 >> +#define MIPI_RX_WRAPPER9C_CSI1B_CSR_SW_VALUE_2_MASK (0xffffffff << 0) >> +#define MIPI_RX_ANAA4_CSI1B 0x30A4 >> +#define MIPI_RX_ANAA4_CSI1B_RG_CSI1B_DPHY_L0_SYNC_INIT_SEL_SHIFT 0 >> +#define MIPI_RX_ANAA4_CSI1B_RG_CSI1B_DPHY_L0_SYNC_INIT_SEL_MASK (0x1 << 0) >> +#define MIPI_RX_ANAA4_CSI1B_RG_CSI1B_DPHY_L0_FORCE_INIT_SHIFT 1 >> +#define MIPI_RX_ANAA4_CSI1B_RG_CSI1B_DPHY_L0_FORCE_INIT_MASK (0x1 << 1) >> +#define MIPI_RX_ANAA4_CSI1B_RG_CSI1B_DPHY_L1_SYNC_INIT_SEL_SHIFT 2 >> +#define MIPI_RX_ANAA4_CSI1B_RG_CSI1B_DPHY_L1_SYNC_INIT_SEL_MASK (0x1 << 2) >> +#define MIPI_RX_ANAA4_CSI1B_RG_CSI1B_DPHY_L1_FORCE_INIT_SHIFT 3 >> +#define MIPI_RX_ANAA4_CSI1B_RG_CSI1B_DPHY_L1_FORCE_INIT_MASK (0x1 << 3) >> +#define MIPI_RX_ANAA4_CSI1B_RG_CSI1B_DPHY_L2_SYNC_INIT_SEL_SHIFT 4 >> +#define MIPI_RX_ANAA4_CSI1B_RG_CSI1B_DPHY_L2_SYNC_INIT_SEL_MASK (0x1 << 4) >> +#define MIPI_RX_ANAA4_CSI1B_RG_CSI1B_DPHY_L2_FORCE_INIT_SHIFT 5 >> +#define MIPI_RX_ANAA4_CSI1B_RG_CSI1B_DPHY_L2_FORCE_INIT_MASK (0x1 << 5) >> +#define MIPI_RX_ANAA8_CSI1B 0x30A8 >> +#define MIPI_RX_ANAA8_CSI1B_RG_CSI1B_DPHY_L0_BYTECK_INVERT_SHIFT 0 >> +#define MIPI_RX_ANAA8_CSI1B_RG_CSI1B_DPHY_L0_BYTECK_INVERT_MASK (0x1 << 0) >> +#define MIPI_RX_ANAA8_CSI1B_RG_CSI1B_DPHY_L1_BYTECK_INVERT_SHIFT 1 >> +#define MIPI_RX_ANAA8_CSI1B_RG_CSI1B_DPHY_L1_BYTECK_INVERT_MASK (0x1 << 1) >> +#define MIPI_RX_ANAA8_CSI1B_RG_CSI1B_DPHY_L2_BYTECK_INVERT_SHIFT 2 >> +#define MIPI_RX_ANAA8_CSI1B_RG_CSI1B_DPHY_L2_BYTECK_INVERT_MASK (0x1 << 2) >> +#define MIPI_RX_ANAA8_CSI1B_RG_CSI1B_DPHY_HSDET_LEVEL_MODE_EN_SHIFT 3 >> +#define MIPI_RX_ANAA8_CSI1B_RG_CSI1B_DPHY_HSDET_LEVEL_MODE_EN_MASK (0x1 << 3) >> +#define MIPI_RX_ANAA8_CSI1B_RG_CSI1B_OS_CAL_SEL_SHIFT 4 >> +#define MIPI_RX_ANAA8_CSI1B_RG_CSI1B_OS_CAL_SEL_MASK (0x7 << 4) >> +#define MIPI_RX_ANAA8_CSI1B_RG_CSI1B_DPHY_HSDET_DIG_BACK_EN_SHIFT 7 >> +#define MIPI_RX_ANAA8_CSI1B_RG_CSI1B_DPHY_HSDET_DIG_BACK_EN_MASK (0x1 << 7) >> +#define MIPI_RX_ANAA8_CSI1B_RG_CSI1B_DPHY_DELAYCAL_CK_SEL_SHIFT 8 >> +#define MIPI_RX_ANAA8_CSI1B_RG_CSI1B_DPHY_DELAYCAL_CK_SEL_MASK (0x7 << 8) >> +#define MIPI_RX_ANAA8_CSI1B_RG_CSI1B_OS_CAL_DIV_SHIFT 11 >> +#define MIPI_RX_ANAA8_CSI1B_RG_CSI1B_OS_CAL_DIV_MASK (0x3 << 11) >> +#define MIPI_RX_ANA00_CSI2A 0x4000 >> +#define MIPI_RX_ANA00_CSI2A_RG_CSI2A_EQ_PROTECT_EN_SHIFT 1 >> +#define MIPI_RX_ANA00_CSI2A_RG_CSI2A_EQ_PROTECT_EN_MASK (0x1 << 1) >> +#define MIPI_RX_ANA00_CSI2A_RG_CSI2A_BG_LPF_EN_SHIFT 2 >> +#define MIPI_RX_ANA00_CSI2A_RG_CSI2A_BG_LPF_EN_MASK (0x1 << 2) >> +#define MIPI_RX_ANA00_CSI2A_RG_CSI2A_BG_CORE_EN_SHIFT 3 >> +#define MIPI_RX_ANA00_CSI2A_RG_CSI2A_BG_CORE_EN_MASK (0x1 << 3) >> +#define MIPI_RX_ANA00_CSI2A_RG_CSI2A_DPHY_L0_CKMODE_EN_SHIFT 5 >> +#define MIPI_RX_ANA00_CSI2A_RG_CSI2A_DPHY_L0_CKMODE_EN_MASK (0x1 << 5) >> +#define MIPI_RX_ANA00_CSI2A_RG_CSI2A_DPHY_L0_CKSEL_SHIFT 6 >> +#define MIPI_RX_ANA00_CSI2A_RG_CSI2A_DPHY_L0_CKSEL_MASK (0x1 << 6) >> +#define MIPI_RX_ANA00_CSI2A_RG_CSI2A_DPHY_L1_CKMODE_EN_SHIFT 8 >> +#define MIPI_RX_ANA00_CSI2A_RG_CSI2A_DPHY_L1_CKMODE_EN_MASK (0x1 << 8) >> +#define MIPI_RX_ANA00_CSI2A_RG_CSI2A_DPHY_L1_CKSEL_SHIFT 9 >> +#define MIPI_RX_ANA00_CSI2A_RG_CSI2A_DPHY_L1_CKSEL_MASK (0x1 << 9) >> +#define MIPI_RX_ANA00_CSI2A_RG_CSI2A_DPHY_L2_CKMODE_EN_SHIFT 11 >> +#define MIPI_RX_ANA00_CSI2A_RG_CSI2A_DPHY_L2_CKMODE_EN_MASK (0x1 << 11) >> +#define MIPI_RX_ANA00_CSI2A_RG_CSI2A_DPHY_L2_CKSEL_SHIFT 12 >> +#define MIPI_RX_ANA00_CSI2A_RG_CSI2A_DPHY_L2_CKSEL_MASK (0x1 << 12) >> +#define MIPI_RX_ANA04_CSI2A 0x4004 >> +#define MIPI_RX_ANA04_CSI2A_RG_CSI2A_BG_LPRX_VTH_SEL_SHIFT 0 >> +#define MIPI_RX_ANA04_CSI2A_RG_CSI2A_BG_LPRX_VTH_SEL_MASK (0x7 << 0) >> +#define MIPI_RX_ANA04_CSI2A_RG_CSI2A_BG_LPRX_VTL_SEL_SHIFT 4 >> +#define MIPI_RX_ANA04_CSI2A_RG_CSI2A_BG_LPRX_VTL_SEL_MASK (0x7 << 4) >> +#define MIPI_RX_ANA04_CSI2A_RG_CSI2A_BG_HSDET_VTH_SEL_SHIFT 8 >> +#define MIPI_RX_ANA04_CSI2A_RG_CSI2A_BG_HSDET_VTH_SEL_MASK (0x7 << 8) >> +#define MIPI_RX_ANA04_CSI2A_RG_CSI2A_BG_HSDET_VTL_SEL_SHIFT 12 >> +#define MIPI_RX_ANA04_CSI2A_RG_CSI2A_BG_HSDET_VTL_SEL_MASK (0x7 << 12) >> +#define MIPI_RX_ANA04_CSI2A_RG_CSI2A_BG_VREF_SEL_SHIFT 16 >> +#define MIPI_RX_ANA04_CSI2A_RG_CSI2A_BG_VREF_SEL_MASK (0xf << 16) >> +#define MIPI_RX_ANA04_CSI2A_RG_CSI2A_BG_MON_VREF_SEL_SHIFT 24 >> +#define MIPI_RX_ANA04_CSI2A_RG_CSI2A_BG_MON_VREF_SEL_MASK (0xf << 24) >> +#define MIPI_RX_ANA04_CSI2A_RG_CSI2A_FORCE_HSRT_EN_SHIFT 28 >> +#define MIPI_RX_ANA04_CSI2A_RG_CSI2A_FORCE_HSRT_EN_MASK (0x1 << 28) >> +#define MIPI_RX_ANA08_CSI2A 0x4008 >> +#define MIPI_RX_ANA08_CSI2A_RG_CSI2A_L0P_HSRT_CODE_SHIFT 0 >> +#define MIPI_RX_ANA08_CSI2A_RG_CSI2A_L0P_HSRT_CODE_MASK (0x1f << 0) >> +#define MIPI_RX_ANA08_CSI2A_RG_CSI2A_L0N_HSRT_CODE_SHIFT 8 >> +#define MIPI_RX_ANA08_CSI2A_RG_CSI2A_L0N_HSRT_CODE_MASK (0x1f << 8) >> +#define MIPI_RX_ANA08_CSI2A_RG_CSI2A_L1P_HSRT_CODE_SHIFT 16 >> +#define MIPI_RX_ANA08_CSI2A_RG_CSI2A_L1P_HSRT_CODE_MASK (0x1f << 16) >> +#define MIPI_RX_ANA08_CSI2A_RG_CSI2A_L1N_HSRT_CODE_SHIFT 24 >> +#define MIPI_RX_ANA08_CSI2A_RG_CSI2A_L1N_HSRT_CODE_MASK (0x1f << 24) >> +#define MIPI_RX_ANA0C_CSI2A 0x400C >> +#define MIPI_RX_ANA0C_CSI2A_RG_CSI2A_L2P_HSRT_CODE_SHIFT 0 >> +#define MIPI_RX_ANA0C_CSI2A_RG_CSI2A_L2P_HSRT_CODE_MASK (0x1f << 0) >> +#define MIPI_RX_ANA0C_CSI2A_RG_CSI2A_L2N_HSRT_CODE_SHIFT 8 >> +#define MIPI_RX_ANA0C_CSI2A_RG_CSI2A_L2N_HSRT_CODE_MASK (0x1f << 8) >> +#define MIPI_RX_ANA10_CSI2A 0x4010 >> +#define MIPI_RX_ANA10_CSI2A_RG_CSI2A_DPHY_L0_DELAYCAL_EN_SHIFT 0 >> +#define MIPI_RX_ANA10_CSI2A_RG_CSI2A_DPHY_L0_DELAYCAL_EN_MASK (0x1 << 0) >> +#define MIPI_RX_ANA10_CSI2A_RG_CSI2A_DPHY_L0_DELAYCAL_RSTB_SHIFT 1 >> +#define MIPI_RX_ANA10_CSI2A_RG_CSI2A_DPHY_L0_DELAYCAL_RSTB_MASK (0x1 << 1) >> +#define MIPI_RX_ANA10_CSI2A_RG_CSI2A_DPHY_L0_VREF_SEL_SHIFT 2 >> +#define MIPI_RX_ANA10_CSI2A_RG_CSI2A_DPHY_L0_VREF_SEL_MASK (0x3f << 2) >> +#define MIPI_RX_ANA10_CSI2A_RG_CSI2A_DPHY_L1_DELAYCAL_EN_SHIFT 8 >> +#define MIPI_RX_ANA10_CSI2A_RG_CSI2A_DPHY_L1_DELAYCAL_EN_MASK (0x1 << 8) >> +#define MIPI_RX_ANA10_CSI2A_RG_CSI2A_DPHY_L1_DELAYCAL_RSTB_SHIFT 9 >> +#define MIPI_RX_ANA10_CSI2A_RG_CSI2A_DPHY_L1_DELAYCAL_RSTB_MASK (0x1 << 9) >> +#define MIPI_RX_ANA10_CSI2A_RG_CSI2A_DPHY_L1_VREF_SEL_SHIFT 10 >> +#define MIPI_RX_ANA10_CSI2A_RG_CSI2A_DPHY_L1_VREF_SEL_MASK (0x3f << 10) >> +#define MIPI_RX_ANA10_CSI2A_RG_CSI2A_DPHY_L2_DELAYCAL_EN_SHIFT 16 >> +#define MIPI_RX_ANA10_CSI2A_RG_CSI2A_DPHY_L2_DELAYCAL_EN_MASK (0x1 << 16) >> +#define MIPI_RX_ANA10_CSI2A_RG_CSI2A_DPHY_L2_DELAYCAL_RSTB_SHIFT 17 >> +#define MIPI_RX_ANA10_CSI2A_RG_CSI2A_DPHY_L2_DELAYCAL_RSTB_MASK (0x1 << 17) >> +#define MIPI_RX_ANA10_CSI2A_RG_CSI2A_DPHY_L2_VREF_SEL_SHIFT 18 >> +#define MIPI_RX_ANA10_CSI2A_RG_CSI2A_DPHY_L2_VREF_SEL_MASK (0x3f << 18) >> +#define MIPI_RX_ANA18_CSI2A 0x4018 >> +#define MIPI_RX_ANA18_CSI2A_RG_CSI2A_L0_EQ_OS_CAL_EN_SHIFT 0 >> +#define MIPI_RX_ANA18_CSI2A_RG_CSI2A_L0_EQ_OS_CAL_EN_MASK (0x1 << 0) >> +#define MIPI_RX_ANA18_CSI2A_RG_CSI2A_L0_EQ_MON_EN_SHIFT 1 >> +#define MIPI_RX_ANA18_CSI2A_RG_CSI2A_L0_EQ_MON_EN_MASK (0x1 << 1) >> +#define MIPI_RX_ANA18_CSI2A_RG_CSI2A_L0_EQ_SCA_SHIFT 2 >> +#define MIPI_RX_ANA18_CSI2A_RG_CSI2A_L0_EQ_SCA_MASK (0x1 << 2) >> +#define MIPI_RX_ANA18_CSI2A_RG_CSI2A_L0_EQ_SCB_SHIFT 3 >> +#define MIPI_RX_ANA18_CSI2A_RG_CSI2A_L0_EQ_SCB_MASK (0x1 << 3) >> +#define MIPI_RX_ANA18_CSI2A_RG_CSI2A_L0_EQ_IS_SHIFT 4 >> +#define MIPI_RX_ANA18_CSI2A_RG_CSI2A_L0_EQ_IS_MASK (0x3 << 4) >> +#define MIPI_RX_ANA18_CSI2A_RG_CSI2A_L0_EQ_BW_SHIFT 6 >> +#define MIPI_RX_ANA18_CSI2A_RG_CSI2A_L0_EQ_BW_MASK (0x3 << 6) >> +#define MIPI_RX_ANA18_CSI2A_RG_CSI2A_L0_EQ_SRA_SHIFT 8 >> +#define MIPI_RX_ANA18_CSI2A_RG_CSI2A_L0_EQ_SRA_MASK (0xf << 8) >> +#define MIPI_RX_ANA18_CSI2A_RG_CSI2A_L0_EQ_SRB_SHIFT 12 >> +#define MIPI_RX_ANA18_CSI2A_RG_CSI2A_L0_EQ_SRB_MASK (0xf << 12) >> +#define MIPI_RX_ANA18_CSI2A_RG_CSI2A_L1_EQ_OS_CAL_EN_SHIFT 16 >> +#define MIPI_RX_ANA18_CSI2A_RG_CSI2A_L1_EQ_OS_CAL_EN_MASK (0x1 << 16) >> +#define MIPI_RX_ANA18_CSI2A_RG_CSI2A_L1_EQ_MON_EN_SHIFT 17 >> +#define MIPI_RX_ANA18_CSI2A_RG_CSI2A_L1_EQ_MON_EN_MASK (0x1 << 17) >> +#define MIPI_RX_ANA18_CSI2A_RG_CSI2A_L1_EQ_SCA_SHIFT 18 >> +#define MIPI_RX_ANA18_CSI2A_RG_CSI2A_L1_EQ_SCA_MASK (0x1 << 18) >> +#define MIPI_RX_ANA18_CSI2A_RG_CSI2A_L1_EQ_SCB_SHIFT 19 >> +#define MIPI_RX_ANA18_CSI2A_RG_CSI2A_L1_EQ_SCB_MASK (0x1 << 19) >> +#define MIPI_RX_ANA18_CSI2A_RG_CSI2A_L1_EQ_IS_SHIFT 20 >> +#define MIPI_RX_ANA18_CSI2A_RG_CSI2A_L1_EQ_IS_MASK (0x3 << 20) >> +#define MIPI_RX_ANA18_CSI2A_RG_CSI2A_L1_EQ_BW_SHIFT 22 >> +#define MIPI_RX_ANA18_CSI2A_RG_CSI2A_L1_EQ_BW_MASK (0x3 << 22) >> +#define MIPI_RX_ANA18_CSI2A_RG_CSI2A_L1_EQ_SRA_SHIFT 24 >> +#define MIPI_RX_ANA18_CSI2A_RG_CSI2A_L1_EQ_SRA_MASK (0xf << 24) >> +#define MIPI_RX_ANA18_CSI2A_RG_CSI2A_L1_EQ_SRB_SHIFT 28 >> +#define MIPI_RX_ANA18_CSI2A_RG_CSI2A_L1_EQ_SRB_MASK (0xf << 28) >> +#define MIPI_RX_ANA1C_CSI2A 0x401C >> +#define MIPI_RX_ANA1C_CSI2A_RG_CSI2A_L2_EQ_OS_CAL_EN_SHIFT 0 >> +#define MIPI_RX_ANA1C_CSI2A_RG_CSI2A_L2_EQ_OS_CAL_EN_MASK (0x1 << 0) >> +#define MIPI_RX_ANA1C_CSI2A_RG_CSI2A_L2_EQ_MON_EN_SHIFT 1 >> +#define MIPI_RX_ANA1C_CSI2A_RG_CSI2A_L2_EQ_MON_EN_MASK (0x1 << 1) >> +#define MIPI_RX_ANA1C_CSI2A_RG_CSI2A_L2_EQ_SCA_SHIFT 2 >> +#define MIPI_RX_ANA1C_CSI2A_RG_CSI2A_L2_EQ_SCA_MASK (0x1 << 2) >> +#define MIPI_RX_ANA1C_CSI2A_RG_CSI2A_L2_EQ_SCB_SHIFT 3 >> +#define MIPI_RX_ANA1C_CSI2A_RG_CSI2A_L2_EQ_SCB_MASK (0x1 << 3) >> +#define MIPI_RX_ANA1C_CSI2A_RG_CSI2A_L2_EQ_IS_SHIFT 4 >> +#define MIPI_RX_ANA1C_CSI2A_RG_CSI2A_L2_EQ_IS_MASK (0x3 << 4) >> +#define MIPI_RX_ANA1C_CSI2A_RG_CSI2A_L2_EQ_BW_SHIFT 6 >> +#define MIPI_RX_ANA1C_CSI2A_RG_CSI2A_L2_EQ_BW_MASK (0x3 << 6) >> +#define MIPI_RX_ANA1C_CSI2A_RG_CSI2A_L2_EQ_SRA_SHIFT 8 >> +#define MIPI_RX_ANA1C_CSI2A_RG_CSI2A_L2_EQ_SRA_MASK (0xf << 8) >> +#define MIPI_RX_ANA1C_CSI2A_RG_CSI2A_L2_EQ_SRB_SHIFT 12 >> +#define MIPI_RX_ANA1C_CSI2A_RG_CSI2A_L2_EQ_SRB_MASK (0xf << 12) >> +#define MIPI_RX_ANA24_CSI2A 0x4024 >> +#define MIPI_RX_ANA24_CSI2A_RG_CSI2A_RESERVE_SHIFT 24 >> +#define MIPI_RX_ANA24_CSI2A_RG_CSI2A_RESERVE_MASK (0xff << 24) >> +#define MIPI_RX_ANA48_CSI2A 0x4048 >> +#define MIPI_RX_ANA48_CSI2A_RGS_CSI2A_DPHY_L0_OS_CAL_CPLT_SHIFT 3 >> +#define MIPI_RX_ANA48_CSI2A_RGS_CSI2A_DPHY_L0_OS_CAL_CPLT_MASK (0x1 << 3) >> +#define MIPI_RX_ANA48_CSI2A_RGS_CSI2A_DPHY_L1_OS_CAL_CPLT_SHIFT 4 >> +#define MIPI_RX_ANA48_CSI2A_RGS_CSI2A_DPHY_L1_OS_CAL_CPLT_MASK (0x1 << 4) >> +#define MIPI_RX_ANA48_CSI2A_RGS_CSI2A_DPHY_L2_OS_CAL_CPLT_SHIFT 5 >> +#define MIPI_RX_ANA48_CSI2A_RGS_CSI2A_DPHY_L2_OS_CAL_CPLT_MASK (0x1 << 5) >> +#define MIPI_RX_ANA48_CSI2A_RGS_CSI2A_OS_CAL_CODE_SHIFT 8 >> +#define MIPI_RX_ANA48_CSI2A_RGS_CSI2A_OS_CAL_CODE_MASK (0xff << 8) >> +#define MIPI_RX_WRAPPER80_CSI2A 0x4080 >> +#define MIPI_RX_WRAPPER80_CSI2A_CSR_CSI_CLK_MON_SHIFT 0 >> +#define MIPI_RX_WRAPPER80_CSI2A_CSR_CSI_CLK_MON_MASK (0x1 << 0) >> +#define MIPI_RX_WRAPPER80_CSI2A_CSR_CSI_MON_MUX_SHIFT 8 >> +#define MIPI_RX_WRAPPER80_CSI2A_CSR_CSI_MON_MUX_MASK (0xff << 8) >> +#define MIPI_RX_WRAPPER80_CSI2A_CSR_CSI_RST_MODE_SHIFT 16 >> +#define MIPI_RX_WRAPPER80_CSI2A_CSR_CSI_RST_MODE_MASK (0x3 << 16) >> +#define MIPI_RX_WRAPPER80_CSI2A_CSR_SW_RST_SHIFT 24 >> +#define MIPI_RX_WRAPPER80_CSI2A_CSR_SW_RST_MASK (0xf << 24) >> +#define MIPI_RX_WRAPPER84_CSI2A 0x4084 >> +#define MIPI_RX_WRAPPER84_CSI2A_CSI_DEBUG_OUT_SHIFT 0 >> +#define MIPI_RX_WRAPPER84_CSI2A_CSI_DEBUG_OUT_MASK (0xffffffff << 0) >> +#define MIPI_RX_WRAPPER88_CSI2A 0x4088 >> +#define MIPI_RX_WRAPPER88_CSI2A_CSR_SW_MODE_0_SHIFT 0 >> +#define MIPI_RX_WRAPPER88_CSI2A_CSR_SW_MODE_0_MASK (0xffffffff << 0) >> +#define MIPI_RX_WRAPPER8C_CSI2A 0x408C >> +#define MIPI_RX_WRAPPER8C_CSI2A_CSR_SW_MODE_1_SHIFT 0 >> +#define MIPI_RX_WRAPPER8C_CSI2A_CSR_SW_MODE_1_MASK (0xffffffff << 0) >> +#define MIPI_RX_WRAPPER90_CSI2A 0x4090 >> +#define MIPI_RX_WRAPPER90_CSI2A_CSR_SW_MODE_2_SHIFT 0 >> +#define MIPI_RX_WRAPPER90_CSI2A_CSR_SW_MODE_2_MASK (0xffffffff << 0) >> +#define MIPI_RX_WRAPPER94_CSI2A 0x4094 >> +#define MIPI_RX_WRAPPER94_CSI2A_CSR_SW_VALUE_0_SHIFT 0 >> +#define MIPI_RX_WRAPPER94_CSI2A_CSR_SW_VALUE_0_MASK (0xffffffff << 0) >> +#define MIPI_RX_WRAPPER98_CSI2A 0x4098 >> +#define MIPI_RX_WRAPPER98_CSI2A_CSR_SW_VALUE_1_SHIFT 0 >> +#define MIPI_RX_WRAPPER98_CSI2A_CSR_SW_VALUE_1_MASK (0xffffffff << 0) >> +#define MIPI_RX_WRAPPER9C_CSI2A 0x409C >> +#define MIPI_RX_WRAPPER9C_CSI2A_CSR_SW_VALUE_2_SHIFT 0 >> +#define MIPI_RX_WRAPPER9C_CSI2A_CSR_SW_VALUE_2_MASK (0xffffffff << 0) >> +#define MIPI_RX_ANAA4_CSI2A 0x40A4 >> +#define MIPI_RX_ANAA4_CSI2A_RG_CSI2A_DPHY_L0_SYNC_INIT_SEL_SHIFT 0 >> +#define MIPI_RX_ANAA4_CSI2A_RG_CSI2A_DPHY_L0_SYNC_INIT_SEL_MASK (0x1 << 0) >> +#define MIPI_RX_ANAA4_CSI2A_RG_CSI2A_DPHY_L0_FORCE_INIT_SHIFT 1 >> +#define MIPI_RX_ANAA4_CSI2A_RG_CSI2A_DPHY_L0_FORCE_INIT_MASK (0x1 << 1) >> +#define MIPI_RX_ANAA4_CSI2A_RG_CSI2A_DPHY_L1_SYNC_INIT_SEL_SHIFT 2 >> +#define MIPI_RX_ANAA4_CSI2A_RG_CSI2A_DPHY_L1_SYNC_INIT_SEL_MASK (0x1 << 2) >> +#define MIPI_RX_ANAA4_CSI2A_RG_CSI2A_DPHY_L1_FORCE_INIT_SHIFT 3 >> +#define MIPI_RX_ANAA4_CSI2A_RG_CSI2A_DPHY_L1_FORCE_INIT_MASK (0x1 << 3) >> +#define MIPI_RX_ANAA4_CSI2A_RG_CSI2A_DPHY_L2_SYNC_INIT_SEL_SHIFT 4 >> +#define MIPI_RX_ANAA4_CSI2A_RG_CSI2A_DPHY_L2_SYNC_INIT_SEL_MASK (0x1 << 4) >> +#define MIPI_RX_ANAA4_CSI2A_RG_CSI2A_DPHY_L2_FORCE_INIT_SHIFT 5 >> +#define MIPI_RX_ANAA4_CSI2A_RG_CSI2A_DPHY_L2_FORCE_INIT_MASK (0x1 << 5) >> +#define MIPI_RX_ANAA8_CSI2A 0x40A8 >> +#define MIPI_RX_ANAA8_CSI2A_RG_CSI2A_DPHY_L0_BYTECK_INVERT_SHIFT 0 >> +#define MIPI_RX_ANAA8_CSI2A_RG_CSI2A_DPHY_L0_BYTECK_INVERT_MASK (0x1 << 0) >> +#define MIPI_RX_ANAA8_CSI2A_RG_CSI2A_DPHY_L1_BYTECK_INVERT_SHIFT 1 >> +#define MIPI_RX_ANAA8_CSI2A_RG_CSI2A_DPHY_L1_BYTECK_INVERT_MASK (0x1 << 1) >> +#define MIPI_RX_ANAA8_CSI2A_RG_CSI2A_DPHY_L2_BYTECK_INVERT_SHIFT 2 >> +#define MIPI_RX_ANAA8_CSI2A_RG_CSI2A_DPHY_L2_BYTECK_INVERT_MASK (0x1 << 2) >> +#define MIPI_RX_ANAA8_CSI2A_RG_CSI2A_DPHY_HSDET_LEVEL_MODE_EN_SHIFT 3 >> +#define MIPI_RX_ANAA8_CSI2A_RG_CSI2A_DPHY_HSDET_LEVEL_MODE_EN_MASK (0x1 << 3) >> +#define MIPI_RX_ANAA8_CSI2A_RG_CSI2A_OS_CAL_SEL_SHIFT 4 >> +#define MIPI_RX_ANAA8_CSI2A_RG_CSI2A_OS_CAL_SEL_MASK (0x7 << 4) >> +#define MIPI_RX_ANAA8_CSI2A_RG_CSI2A_DPHY_HSDET_DIG_BACK_EN_SHIFT 7 >> +#define MIPI_RX_ANAA8_CSI2A_RG_CSI2A_DPHY_HSDET_DIG_BACK_EN_MASK (0x1 << 7) >> +#define MIPI_RX_ANAA8_CSI2A_RG_CSI2A_DPHY_DELAYCAL_CK_SEL_SHIFT 8 >> +#define MIPI_RX_ANAA8_CSI2A_RG_CSI2A_DPHY_DELAYCAL_CK_SEL_MASK (0x7 << 8) >> +#define MIPI_RX_ANAA8_CSI2A_RG_CSI2A_OS_CAL_DIV_SHIFT 11 >> +#define MIPI_RX_ANAA8_CSI2A_RG_CSI2A_OS_CAL_DIV_MASK (0x3 << 11) >> +#define MIPI_RX_ANA00_CSI2B 0x5000 >> +#define MIPI_RX_ANA00_CSI2B_RG_CSI2B_EQ_PROTECT_EN_SHIFT 1 >> +#define MIPI_RX_ANA00_CSI2B_RG_CSI2B_EQ_PROTECT_EN_MASK (0x1 << 1) >> +#define MIPI_RX_ANA00_CSI2B_RG_CSI2B_BG_LPF_EN_SHIFT 2 >> +#define MIPI_RX_ANA00_CSI2B_RG_CSI2B_BG_LPF_EN_MASK (0x1 << 2) >> +#define MIPI_RX_ANA00_CSI2B_RG_CSI2B_BG_CORE_EN_SHIFT 3 >> +#define MIPI_RX_ANA00_CSI2B_RG_CSI2B_BG_CORE_EN_MASK (0x1 << 3) >> +#define MIPI_RX_ANA00_CSI2B_RG_CSI2B_DPHY_L0_CKMODE_EN_SHIFT 5 >> +#define MIPI_RX_ANA00_CSI2B_RG_CSI2B_DPHY_L0_CKMODE_EN_MASK (0x1 << 5) >> +#define MIPI_RX_ANA00_CSI2B_RG_CSI2B_DPHY_L0_CKSEL_SHIFT 6 >> +#define MIPI_RX_ANA00_CSI2B_RG_CSI2B_DPHY_L0_CKSEL_MASK (0x1 << 6) >> +#define MIPI_RX_ANA00_CSI2B_RG_CSI2B_DPHY_L1_CKMODE_EN_SHIFT 8 >> +#define MIPI_RX_ANA00_CSI2B_RG_CSI2B_DPHY_L1_CKMODE_EN_MASK (0x1 << 8) >> +#define MIPI_RX_ANA00_CSI2B_RG_CSI2B_DPHY_L1_CKSEL_SHIFT 9 >> +#define MIPI_RX_ANA00_CSI2B_RG_CSI2B_DPHY_L1_CKSEL_MASK (0x1 << 9) >> +#define MIPI_RX_ANA00_CSI2B_RG_CSI2B_DPHY_L2_CKMODE_EN_SHIFT 11 >> +#define MIPI_RX_ANA00_CSI2B_RG_CSI2B_DPHY_L2_CKMODE_EN_MASK (0x1 << 11) >> +#define MIPI_RX_ANA00_CSI2B_RG_CSI2B_DPHY_L2_CKSEL_SHIFT 12 >> +#define MIPI_RX_ANA00_CSI2B_RG_CSI2B_DPHY_L2_CKSEL_MASK (0x1 << 12) >> +#define MIPI_RX_ANA04_CSI2B 0x5004 >> +#define MIPI_RX_ANA04_CSI2B_RG_CSI2B_BG_LPRX_VTH_SEL_SHIFT 0 >> +#define MIPI_RX_ANA04_CSI2B_RG_CSI2B_BG_LPRX_VTH_SEL_MASK (0x7 << 0) >> +#define MIPI_RX_ANA04_CSI2B_RG_CSI2B_BG_LPRX_VTL_SEL_SHIFT 4 >> +#define MIPI_RX_ANA04_CSI2B_RG_CSI2B_BG_LPRX_VTL_SEL_MASK (0x7 << 4) >> +#define MIPI_RX_ANA04_CSI2B_RG_CSI2B_BG_HSDET_VTH_SEL_SHIFT 8 >> +#define MIPI_RX_ANA04_CSI2B_RG_CSI2B_BG_HSDET_VTH_SEL_MASK (0x7 << 8) >> +#define MIPI_RX_ANA04_CSI2B_RG_CSI2B_BG_HSDET_VTL_SEL_SHIFT 12 >> +#define MIPI_RX_ANA04_CSI2B_RG_CSI2B_BG_HSDET_VTL_SEL_MASK (0x7 << 12) >> +#define MIPI_RX_ANA04_CSI2B_RG_CSI2B_BG_VREF_SEL_SHIFT 16 >> +#define MIPI_RX_ANA04_CSI2B_RG_CSI2B_BG_VREF_SEL_MASK (0xf << 16) >> +#define MIPI_RX_ANA04_CSI2B_RG_CSI2B_BG_MON_VREF_SEL_SHIFT 24 >> +#define MIPI_RX_ANA04_CSI2B_RG_CSI2B_BG_MON_VREF_SEL_MASK (0xf << 24) >> +#define MIPI_RX_ANA04_CSI2B_RG_CSI2B_FORCE_HSRT_EN_SHIFT 28 >> +#define MIPI_RX_ANA04_CSI2B_RG_CSI2B_FORCE_HSRT_EN_MASK (0x1 << 28) >> +#define MIPI_RX_ANA08_CSI2B 0x5008 >> +#define MIPI_RX_ANA08_CSI2B_RG_CSI2B_L0P_HSRT_CODE_SHIFT 0 >> +#define MIPI_RX_ANA08_CSI2B_RG_CSI2B_L0P_HSRT_CODE_MASK (0x1f << 0) >> +#define MIPI_RX_ANA08_CSI2B_RG_CSI2B_L0N_HSRT_CODE_SHIFT 8 >> +#define MIPI_RX_ANA08_CSI2B_RG_CSI2B_L0N_HSRT_CODE_MASK (0x1f << 8) >> +#define MIPI_RX_ANA08_CSI2B_RG_CSI2B_L1P_HSRT_CODE_SHIFT 16 >> +#define MIPI_RX_ANA08_CSI2B_RG_CSI2B_L1P_HSRT_CODE_MASK (0x1f << 16) >> +#define MIPI_RX_ANA08_CSI2B_RG_CSI2B_L1N_HSRT_CODE_SHIFT 24 >> +#define MIPI_RX_ANA08_CSI2B_RG_CSI2B_L1N_HSRT_CODE_MASK (0x1f << 24) >> +#define MIPI_RX_ANA0C_CSI2B 0x500C >> +#define MIPI_RX_ANA0C_CSI2B_RG_CSI2B_L2P_HSRT_CODE_SHIFT 0 >> +#define MIPI_RX_ANA0C_CSI2B_RG_CSI2B_L2P_HSRT_CODE_MASK (0x1f << 0) >> +#define MIPI_RX_ANA0C_CSI2B_RG_CSI2B_L2N_HSRT_CODE_SHIFT 8 >> +#define MIPI_RX_ANA0C_CSI2B_RG_CSI2B_L2N_HSRT_CODE_MASK (0x1f << 8) >> +#define MIPI_RX_ANA10_CSI2B 0x5010 >> +#define MIPI_RX_ANA10_CSI2B_RG_CSI2B_DPHY_L0_DELAYCAL_EN_SHIFT 0 >> +#define MIPI_RX_ANA10_CSI2B_RG_CSI2B_DPHY_L0_DELAYCAL_EN_MASK (0x1 << 0) >> +#define MIPI_RX_ANA10_CSI2B_RG_CSI2B_DPHY_L0_DELAYCAL_RSTB_SHIFT 1 >> +#define MIPI_RX_ANA10_CSI2B_RG_CSI2B_DPHY_L0_DELAYCAL_RSTB_MASK (0x1 << 1) >> +#define MIPI_RX_ANA10_CSI2B_RG_CSI2B_DPHY_L0_VREF_SEL_SHIFT 2 >> +#define MIPI_RX_ANA10_CSI2B_RG_CSI2B_DPHY_L0_VREF_SEL_MASK (0x3f << 2) >> +#define MIPI_RX_ANA10_CSI2B_RG_CSI2B_DPHY_L1_DELAYCAL_EN_SHIFT 8 >> +#define MIPI_RX_ANA10_CSI2B_RG_CSI2B_DPHY_L1_DELAYCAL_EN_MASK (0x1 << 8) >> +#define MIPI_RX_ANA10_CSI2B_RG_CSI2B_DPHY_L1_DELAYCAL_RSTB_SHIFT 9 >> +#define MIPI_RX_ANA10_CSI2B_RG_CSI2B_DPHY_L1_DELAYCAL_RSTB_MASK (0x1 << 9) >> +#define MIPI_RX_ANA10_CSI2B_RG_CSI2B_DPHY_L1_VREF_SEL_SHIFT 10 >> +#define MIPI_RX_ANA10_CSI2B_RG_CSI2B_DPHY_L1_VREF_SEL_MASK (0x3f << 10) >> +#define MIPI_RX_ANA10_CSI2B_RG_CSI2B_DPHY_L2_DELAYCAL_EN_SHIFT 16 >> +#define MIPI_RX_ANA10_CSI2B_RG_CSI2B_DPHY_L2_DELAYCAL_EN_MASK (0x1 << 16) >> +#define MIPI_RX_ANA10_CSI2B_RG_CSI2B_DPHY_L2_DELAYCAL_RSTB_SHIFT 17 >> +#define MIPI_RX_ANA10_CSI2B_RG_CSI2B_DPHY_L2_DELAYCAL_RSTB_MASK (0x1 << 17) >> +#define MIPI_RX_ANA10_CSI2B_RG_CSI2B_DPHY_L2_VREF_SEL_SHIFT 18 >> +#define MIPI_RX_ANA10_CSI2B_RG_CSI2B_DPHY_L2_VREF_SEL_MASK (0x3f << 18) >> +#define MIPI_RX_ANA18_CSI2B 0x5018 >> +#define MIPI_RX_ANA18_CSI2B_RG_CSI2B_L0_EQ_OS_CAL_EN_SHIFT 0 >> +#define MIPI_RX_ANA18_CSI2B_RG_CSI2B_L0_EQ_OS_CAL_EN_MASK (0x1 << 0) >> +#define MIPI_RX_ANA18_CSI2B_RG_CSI2B_L0_EQ_MON_EN_SHIFT 1 >> +#define MIPI_RX_ANA18_CSI2B_RG_CSI2B_L0_EQ_MON_EN_MASK (0x1 << 1) >> +#define MIPI_RX_ANA18_CSI2B_RG_CSI2B_L0_EQ_SCA_SHIFT 2 >> +#define MIPI_RX_ANA18_CSI2B_RG_CSI2B_L0_EQ_SCA_MASK (0x1 << 2) >> +#define MIPI_RX_ANA18_CSI2B_RG_CSI2B_L0_EQ_SCB_SHIFT 3 >> +#define MIPI_RX_ANA18_CSI2B_RG_CSI2B_L0_EQ_SCB_MASK (0x1 << 3) >> +#define MIPI_RX_ANA18_CSI2B_RG_CSI2B_L0_EQ_IS_SHIFT 4 >> +#define MIPI_RX_ANA18_CSI2B_RG_CSI2B_L0_EQ_IS_MASK (0x3 << 4) >> +#define MIPI_RX_ANA18_CSI2B_RG_CSI2B_L0_EQ_BW_SHIFT 6 >> +#define MIPI_RX_ANA18_CSI2B_RG_CSI2B_L0_EQ_BW_MASK (0x3 << 6) >> +#define MIPI_RX_ANA18_CSI2B_RG_CSI2B_L0_EQ_SRA_SHIFT 8 >> +#define MIPI_RX_ANA18_CSI2B_RG_CSI2B_L0_EQ_SRA_MASK (0xf << 8) >> +#define MIPI_RX_ANA18_CSI2B_RG_CSI2B_L0_EQ_SRB_SHIFT 12 >> +#define MIPI_RX_ANA18_CSI2B_RG_CSI2B_L0_EQ_SRB_MASK (0xf << 12) >> +#define MIPI_RX_ANA18_CSI2B_RG_CSI2B_L1_EQ_OS_CAL_EN_SHIFT 16 >> +#define MIPI_RX_ANA18_CSI2B_RG_CSI2B_L1_EQ_OS_CAL_EN_MASK (0x1 << 16) >> +#define MIPI_RX_ANA18_CSI2B_RG_CSI2B_L1_EQ_MON_EN_SHIFT 17 >> +#define MIPI_RX_ANA18_CSI2B_RG_CSI2B_L1_EQ_MON_EN_MASK (0x1 << 17) >> +#define MIPI_RX_ANA18_CSI2B_RG_CSI2B_L1_EQ_SCA_SHIFT 18 >> +#define MIPI_RX_ANA18_CSI2B_RG_CSI2B_L1_EQ_SCA_MASK (0x1 << 18) >> +#define MIPI_RX_ANA18_CSI2B_RG_CSI2B_L1_EQ_SCB_SHIFT 19 >> +#define MIPI_RX_ANA18_CSI2B_RG_CSI2B_L1_EQ_SCB_MASK (0x1 << 19) >> +#define MIPI_RX_ANA18_CSI2B_RG_CSI2B_L1_EQ_IS_SHIFT 20 >> +#define MIPI_RX_ANA18_CSI2B_RG_CSI2B_L1_EQ_IS_MASK (0x3 << 20) >> +#define MIPI_RX_ANA18_CSI2B_RG_CSI2B_L1_EQ_BW_SHIFT 22 >> +#define MIPI_RX_ANA18_CSI2B_RG_CSI2B_L1_EQ_BW_MASK (0x3 << 22) >> +#define MIPI_RX_ANA18_CSI2B_RG_CSI2B_L1_EQ_SRA_SHIFT 24 >> +#define MIPI_RX_ANA18_CSI2B_RG_CSI2B_L1_EQ_SRA_MASK (0xf << 24) >> +#define MIPI_RX_ANA18_CSI2B_RG_CSI2B_L1_EQ_SRB_SHIFT 28 >> +#define MIPI_RX_ANA18_CSI2B_RG_CSI2B_L1_EQ_SRB_MASK (0xf << 28) >> +#define MIPI_RX_ANA1C_CSI2B 0x501C >> +#define MIPI_RX_ANA1C_CSI2B_RG_CSI2B_L2_EQ_OS_CAL_EN_SHIFT 0 >> +#define MIPI_RX_ANA1C_CSI2B_RG_CSI2B_L2_EQ_OS_CAL_EN_MASK (0x1 << 0) >> +#define MIPI_RX_ANA1C_CSI2B_RG_CSI2B_L2_EQ_MON_EN_SHIFT 1 >> +#define MIPI_RX_ANA1C_CSI2B_RG_CSI2B_L2_EQ_MON_EN_MASK (0x1 << 1) >> +#define MIPI_RX_ANA1C_CSI2B_RG_CSI2B_L2_EQ_SCA_SHIFT 2 >> +#define MIPI_RX_ANA1C_CSI2B_RG_CSI2B_L2_EQ_SCA_MASK (0x1 << 2) >> +#define MIPI_RX_ANA1C_CSI2B_RG_CSI2B_L2_EQ_SCB_SHIFT 3 >> +#define MIPI_RX_ANA1C_CSI2B_RG_CSI2B_L2_EQ_SCB_MASK (0x1 << 3) >> +#define MIPI_RX_ANA1C_CSI2B_RG_CSI2B_L2_EQ_IS_SHIFT 4 >> +#define MIPI_RX_ANA1C_CSI2B_RG_CSI2B_L2_EQ_IS_MASK (0x3 << 4) >> +#define MIPI_RX_ANA1C_CSI2B_RG_CSI2B_L2_EQ_BW_SHIFT 6 >> +#define MIPI_RX_ANA1C_CSI2B_RG_CSI2B_L2_EQ_BW_MASK (0x3 << 6) >> +#define MIPI_RX_ANA1C_CSI2B_RG_CSI2B_L2_EQ_SRA_SHIFT 8 >> +#define MIPI_RX_ANA1C_CSI2B_RG_CSI2B_L2_EQ_SRA_MASK (0xf << 8) >> +#define MIPI_RX_ANA1C_CSI2B_RG_CSI2B_L2_EQ_SRB_SHIFT 12 >> +#define MIPI_RX_ANA1C_CSI2B_RG_CSI2B_L2_EQ_SRB_MASK (0xf << 12) >> +#define MIPI_RX_ANA24_CSI2B 0x5024 >> +#define MIPI_RX_ANA24_CSI2B_RG_CSI2B_RESERVE_SHIFT 24 >> +#define MIPI_RX_ANA24_CSI2B_RG_CSI2B_RESERVE_MASK (0xff << 24) >> +#define MIPI_RX_ANA48_CSI2B 0x5048 >> +#define MIPI_RX_ANA48_CSI2B_RGS_CSI2B_DPHY_L0_OS_CAL_CPLT_SHIFT 3 >> +#define MIPI_RX_ANA48_CSI2B_RGS_CSI2B_DPHY_L0_OS_CAL_CPLT_MASK (0x1 << 3) >> +#define MIPI_RX_ANA48_CSI2B_RGS_CSI2B_DPHY_L1_OS_CAL_CPLT_SHIFT 4 >> +#define MIPI_RX_ANA48_CSI2B_RGS_CSI2B_DPHY_L1_OS_CAL_CPLT_MASK (0x1 << 4) >> +#define MIPI_RX_ANA48_CSI2B_RGS_CSI2B_DPHY_L2_OS_CAL_CPLT_SHIFT 5 >> +#define MIPI_RX_ANA48_CSI2B_RGS_CSI2B_DPHY_L2_OS_CAL_CPLT_MASK (0x1 << 5) >> +#define MIPI_RX_ANA48_CSI2B_RGS_CSI2B_OS_CAL_CODE_SHIFT 8 >> +#define MIPI_RX_ANA48_CSI2B_RGS_CSI2B_OS_CAL_CODE_MASK (0xff << 8) >> +#define MIPI_RX_WRAPPER80_CSI2B 0x5080 >> +#define MIPI_RX_WRAPPER80_CSI2B_CSR_CSI_CLK_MON_SHIFT 0 >> +#define MIPI_RX_WRAPPER80_CSI2B_CSR_CSI_CLK_MON_MASK (0x1 << 0) >> +#define MIPI_RX_WRAPPER80_CSI2B_CSR_CSI_MON_MUX_SHIFT 8 >> +#define MIPI_RX_WRAPPER80_CSI2B_CSR_CSI_MON_MUX_MASK (0xff << 8) >> +#define MIPI_RX_WRAPPER80_CSI2B_CSR_CSI_RST_MODE_SHIFT 16 >> +#define MIPI_RX_WRAPPER80_CSI2B_CSR_CSI_RST_MODE_MASK (0x3 << 16) >> +#define MIPI_RX_WRAPPER80_CSI2B_CSR_SW_RST_SHIFT 24 >> +#define MIPI_RX_WRAPPER80_CSI2B_CSR_SW_RST_MASK (0xf << 24) >> +#define MIPI_RX_WRAPPER84_CSI2B 0x5084 >> +#define MIPI_RX_WRAPPER84_CSI2B_CSI_DEBUG_OUT_SHIFT 0 >> +#define MIPI_RX_WRAPPER84_CSI2B_CSI_DEBUG_OUT_MASK (0xffffffff << 0) >> +#define MIPI_RX_WRAPPER88_CSI2B 0x5088 >> +#define MIPI_RX_WRAPPER88_CSI2B_CSR_SW_MODE_0_SHIFT 0 >> +#define MIPI_RX_WRAPPER88_CSI2B_CSR_SW_MODE_0_MASK (0xffffffff << 0) >> +#define MIPI_RX_WRAPPER8C_CSI2B 0x508C >> +#define MIPI_RX_WRAPPER8C_CSI2B_CSR_SW_MODE_1_SHIFT 0 >> +#define MIPI_RX_WRAPPER8C_CSI2B_CSR_SW_MODE_1_MASK (0xffffffff << 0) >> +#define MIPI_RX_WRAPPER90_CSI2B 0x5090 >> +#define MIPI_RX_WRAPPER90_CSI2B_CSR_SW_MODE_2_SHIFT 0 >> +#define MIPI_RX_WRAPPER90_CSI2B_CSR_SW_MODE_2_MASK (0xffffffff << 0) >> +#define MIPI_RX_WRAPPER94_CSI2B 0x5094 >> +#define MIPI_RX_WRAPPER94_CSI2B_CSR_SW_VALUE_0_SHIFT 0 >> +#define MIPI_RX_WRAPPER94_CSI2B_CSR_SW_VALUE_0_MASK (0xffffffff << 0) >> +#define MIPI_RX_WRAPPER98_CSI2B 0x5098 >> +#define MIPI_RX_WRAPPER98_CSI2B_CSR_SW_VALUE_1_SHIFT 0 >> +#define MIPI_RX_WRAPPER98_CSI2B_CSR_SW_VALUE_1_MASK (0xffffffff << 0) >> +#define MIPI_RX_WRAPPER9C_CSI2B 0x509C >> +#define MIPI_RX_WRAPPER9C_CSI2B_CSR_SW_VALUE_2_SHIFT 0 >> +#define MIPI_RX_WRAPPER9C_CSI2B_CSR_SW_VALUE_2_MASK (0xffffffff << 0) >> +#define MIPI_RX_ANAA4_CSI2B 0x50A4 >> +#define MIPI_RX_ANAA4_CSI2B_RG_CSI2B_DPHY_L0_SYNC_INIT_SEL_SHIFT 0 >> +#define MIPI_RX_ANAA4_CSI2B_RG_CSI2B_DPHY_L0_SYNC_INIT_SEL_MASK (0x1 << 0) >> +#define MIPI_RX_ANAA4_CSI2B_RG_CSI2B_DPHY_L0_FORCE_INIT_SHIFT 1 >> +#define MIPI_RX_ANAA4_CSI2B_RG_CSI2B_DPHY_L0_FORCE_INIT_MASK (0x1 << 1) >> +#define MIPI_RX_ANAA4_CSI2B_RG_CSI2B_DPHY_L1_SYNC_INIT_SEL_SHIFT 2 >> +#define MIPI_RX_ANAA4_CSI2B_RG_CSI2B_DPHY_L1_SYNC_INIT_SEL_MASK (0x1 << 2) >> +#define MIPI_RX_ANAA4_CSI2B_RG_CSI2B_DPHY_L1_FORCE_INIT_SHIFT 3 >> +#define MIPI_RX_ANAA4_CSI2B_RG_CSI2B_DPHY_L1_FORCE_INIT_MASK (0x1 << 3) >> +#define MIPI_RX_ANAA4_CSI2B_RG_CSI2B_DPHY_L2_SYNC_INIT_SEL_SHIFT 4 >> +#define MIPI_RX_ANAA4_CSI2B_RG_CSI2B_DPHY_L2_SYNC_INIT_SEL_MASK (0x1 << 4) >> +#define MIPI_RX_ANAA4_CSI2B_RG_CSI2B_DPHY_L2_FORCE_INIT_SHIFT 5 >> +#define MIPI_RX_ANAA4_CSI2B_RG_CSI2B_DPHY_L2_FORCE_INIT_MASK (0x1 << 5) >> +#define MIPI_RX_ANAA8_CSI2B 0x50A8 >> +#define MIPI_RX_ANAA8_CSI2B_RG_CSI2B_DPHY_L0_BYTECK_INVERT_SHIFT 0 >> +#define MIPI_RX_ANAA8_CSI2B_RG_CSI2B_DPHY_L0_BYTECK_INVERT_MASK (0x1 << 0) >> +#define MIPI_RX_ANAA8_CSI2B_RG_CSI2B_DPHY_L1_BYTECK_INVERT_SHIFT 1 >> +#define MIPI_RX_ANAA8_CSI2B_RG_CSI2B_DPHY_L1_BYTECK_INVERT_MASK (0x1 << 1) >> +#define MIPI_RX_ANAA8_CSI2B_RG_CSI2B_DPHY_L2_BYTECK_INVERT_SHIFT 2 >> +#define MIPI_RX_ANAA8_CSI2B_RG_CSI2B_DPHY_L2_BYTECK_INVERT_MASK (0x1 << 2) >> +#define MIPI_RX_ANAA8_CSI2B_RG_CSI2B_DPHY_HSDET_LEVEL_MODE_EN_SHIFT 3 >> +#define MIPI_RX_ANAA8_CSI2B_RG_CSI2B_DPHY_HSDET_LEVEL_MODE_EN_MASK (0x1 << 3) >> +#define MIPI_RX_ANAA8_CSI2B_RG_CSI2B_OS_CAL_SEL_SHIFT 4 >> +#define MIPI_RX_ANAA8_CSI2B_RG_CSI2B_OS_CAL_SEL_MASK (0x7 << 4) >> +#define MIPI_RX_ANAA8_CSI2B_RG_CSI2B_DPHY_HSDET_DIG_BACK_EN_SHIFT 7 >> +#define MIPI_RX_ANAA8_CSI2B_RG_CSI2B_DPHY_HSDET_DIG_BACK_EN_MASK (0x1 << 7) >> +#define MIPI_RX_ANAA8_CSI2B_RG_CSI2B_DPHY_DELAYCAL_CK_SEL_SHIFT 8 >> +#define MIPI_RX_ANAA8_CSI2B_RG_CSI2B_DPHY_DELAYCAL_CK_SEL_MASK (0x7 << 8) >> +#define MIPI_RX_ANAA8_CSI2B_RG_CSI2B_OS_CAL_DIV_SHIFT 11 >> +#define MIPI_RX_ANAA8_CSI2B_RG_CSI2B_OS_CAL_DIV_MASK (0x3 << 11) >> +#define SENINF_TOP_CTRL 0x0000 >> +#define SENINF_TOP_CTRL_SENINF1_PCLK_SEL_SHIFT 8 >> +#define SENINF_TOP_CTRL_SENINF1_PCLK_SEL_MASK (0x1 << 8) >> +#define SENINF_TOP_CTRL_SENINF2_PCLK_SEL_SHIFT 9 >> +#define SENINF_TOP_CTRL_SENINF2_PCLK_SEL_MASK (0x1 << 9) >> +#define SENINF_TOP_CTRL_SENINF1_PCLK_EN_SHIFT 10 >> +#define SENINF_TOP_CTRL_SENINF1_PCLK_EN_MASK (0x1 << 10) >> +#define SENINF_TOP_CTRL_SENINF2_PCLK_EN_SHIFT 11 >> +#define SENINF_TOP_CTRL_SENINF2_PCLK_EN_MASK (0x1 << 11) >> +#define SENINF_TOP_CTRL_SENINF_TOP_N3D_SW_RST_SHIFT 16 >> +#define SENINF_TOP_CTRL_SENINF_TOP_N3D_SW_RST_MASK (0x1 << 16) >> +#define SENINF_TOP_CTRL_SENINF_TOP_DBG_SEL_SHIFT 28 >> +#define SENINF_TOP_CTRL_SENINF_TOP_DBG_SEL_MASK (0x7 << 28) >> +#define SENINF_TOP_CMODEL_PAR 0x0004 >> +#define SENINF_TOP_CMODEL_PAR_SENINF1_EN_SHIFT 0 >> +#define SENINF_TOP_CMODEL_PAR_SENINF1_EN_MASK (0x1 << 0) >> +#define SENINF_TOP_CMODEL_PAR_SENINF2_EN_SHIFT 1 >> +#define SENINF_TOP_CMODEL_PAR_SENINF2_EN_MASK (0x1 << 1) >> +#define SENINF_TOP_CMODEL_PAR_SENINF3_EN_SHIFT 2 >> +#define SENINF_TOP_CMODEL_PAR_SENINF3_EN_MASK (0x1 << 2) >> +#define SENINF_TOP_CMODEL_PAR_SENINF4_EN_SHIFT 3 >> +#define SENINF_TOP_CMODEL_PAR_SENINF4_EN_MASK (0x1 << 3) >> +#define SENINF_TOP_CMODEL_PAR_SENINF1_FORMAT_SHIFT 4 >> +#define SENINF_TOP_CMODEL_PAR_SENINF1_FORMAT_MASK (0xf << 4) >> +#define SENINF_TOP_CMODEL_PAR_SENINF2_FORMAT_SHIFT 8 >> +#define SENINF_TOP_CMODEL_PAR_SENINF2_FORMAT_MASK (0xf << 8) >> +#define SENINF_TOP_CMODEL_PAR_SENINF3_FORMAT_SHIFT 12 >> +#define SENINF_TOP_CMODEL_PAR_SENINF3_FORMAT_MASK (0xf << 12) >> +#define SENINF_TOP_CMODEL_PAR_SENINF4_FORMAT_SHIFT 16 >> +#define SENINF_TOP_CMODEL_PAR_SENINF4_FORMAT_MASK (0xf << 16) >> +#define SENINF_TOP_MUX_CTRL 0x0008 >> +#define SENINF_TOP_MUX_CTRL_SENINF1_MUX_SRC_SEL_SHIFT 0 >> +#define SENINF_TOP_MUX_CTRL_SENINF1_MUX_SRC_SEL_MASK (0xf << 0) >> +#define SENINF_TOP_MUX_CTRL_SENINF2_MUX_SRC_SEL_SHIFT 4 >> +#define SENINF_TOP_MUX_CTRL_SENINF2_MUX_SRC_SEL_MASK (0xf << 4) >> +#define SENINF_TOP_MUX_CTRL_SENINF3_MUX_SRC_SEL_SHIFT 8 >> +#define SENINF_TOP_MUX_CTRL_SENINF3_MUX_SRC_SEL_MASK (0xf << 8) >> +#define SENINF_TOP_MUX_CTRL_SENINF4_MUX_SRC_SEL_SHIFT 12 >> +#define SENINF_TOP_MUX_CTRL_SENINF4_MUX_SRC_SEL_MASK (0xf << 12) >> +#define SENINF_TOP_MUX_CTRL_SENINF5_MUX_SRC_SEL_SHIFT 16 >> +#define SENINF_TOP_MUX_CTRL_SENINF5_MUX_SRC_SEL_MASK (0xf << 16) >> +#define SENINF_TOP_MUX_CTRL_SENINF6_MUX_SRC_SEL_SHIFT 20 >> +#define SENINF_TOP_MUX_CTRL_SENINF6_MUX_SRC_SEL_MASK (0xf << 20) >> +#define SENINF_TOP_MUX_CTRL_SENINF7_MUX_SRC_SEL_SHIFT 24 >> +#define SENINF_TOP_MUX_CTRL_SENINF7_MUX_SRC_SEL_MASK (0xf << 24) >> +#define SENINF_TOP_MUX_CTRL_SENINF8_MUX_SRC_SEL_SHIFT 28 >> +#define SENINF_TOP_MUX_CTRL_SENINF8_MUX_SRC_SEL_MASK (0xf << 28) >> +#define SENINF_TOP_CAM_MUX_CTRL 0x0010 >> +#define SENINF_TOP_CAM_MUX_CTRL_SENINF_CAM0_MUX_SRC_SEL_SHIFT 0 >> +#define SENINF_TOP_CAM_MUX_CTRL_SENINF_CAM0_MUX_SRC_SEL_MASK (0xf << 0) >> +#define SENINF_TOP_CAM_MUX_CTRL_SENINF_CAM1_MUX_SRC_SEL_SHIFT 4 >> +#define SENINF_TOP_CAM_MUX_CTRL_SENINF_CAM1_MUX_SRC_SEL_MASK (0xf << 4) >> +#define SENINF_TOP_CAM_MUX_CTRL_SENINF_CAM2_MUX_SRC_SEL_SHIFT 8 >> +#define SENINF_TOP_CAM_MUX_CTRL_SENINF_CAM2_MUX_SRC_SEL_MASK (0xf << 8) >> +#define SENINF_TOP_CAM_MUX_CTRL_SENINF_CAM3_MUX_SRC_SEL_SHIFT 12 >> +#define SENINF_TOP_CAM_MUX_CTRL_SENINF_CAM3_MUX_SRC_SEL_MASK (0xf << 12) >> +#define SENINF_TOP_CAM_MUX_CTRL_SENINF_CAM4_MUX_SRC_SEL_SHIFT 16 >> +#define SENINF_TOP_CAM_MUX_CTRL_SENINF_CAM4_MUX_SRC_SEL_MASK (0xf << 16) >> +#define SENINF_TOP_CAM_MUX_CTRL_SENINF_CAM5_MUX_SRC_SEL_SHIFT 20 >> +#define SENINF_TOP_CAM_MUX_CTRL_SENINF_CAM5_MUX_SRC_SEL_MASK (0xf << 20) >> +#define SENINF_TOP_CAM_MUX_CTRL_SENINF_CAM6_MUX_SRC_SEL_SHIFT 24 >> +#define SENINF_TOP_CAM_MUX_CTRL_SENINF_CAM6_MUX_SRC_SEL_MASK (0xf << 24) >> +#define SENINF_TOP_CAM_MUX_CTRL_SENINF_CAM7_MUX_SRC_SEL_SHIFT 28 >> +#define SENINF_TOP_CAM_MUX_CTRL_SENINF_CAM7_MUX_SRC_SEL_MASK (0xf << 28) >> +#define SENINF_TOP_N3D_A_CTL 0x0014 >> +#define SENINF_TOP_N3D_A_CTL_SENINF_N3D_S1_SEN_PCLK_SRC_SEL_A_SHIFT 0 >> +#define SENINF_TOP_N3D_A_CTL_SENINF_N3D_S1_SEN_PCLK_SRC_SEL_A_MASK (0x7 << 0) >> +#define SENINF_TOP_N3D_A_CTL_SENINF_N3D_S1_SEN_VSYNC_SRC_SEL_A_SHIFT 4 >> +#define SENINF_TOP_N3D_A_CTL_SENINF_N3D_S1_SEN_VSYNC_SRC_SEL_A_MASK (0x7 << 4) >> +#define SENINF_TOP_N3D_A_CTL_SENINF_N3D_S2_SEN_PCLK_SRC_SEL_A_SHIFT 8 >> +#define SENINF_TOP_N3D_A_CTL_SENINF_N3D_S2_SEN_PCLK_SRC_SEL_A_MASK (0x7 << 8) >> +#define SENINF_TOP_N3D_A_CTL_SENINF_N3D_S2_SEN_VSYNC_SRC_SEL_A_SHIFT 12 >> +#define SENINF_TOP_N3D_A_CTL_SENINF_N3D_S2_SEN_VSYNC_SRC_SEL_A_MASK (0x7 << 12) >> +#define SENINF_TOP_N3D_B_CTL 0x0018 >> +#define SENINF_TOP_N3D_B_CTL_SENINF_N3D_S1_SEN_PCLK_SRC_SEL_B_SHIFT 0 >> +#define SENINF_TOP_N3D_B_CTL_SENINF_N3D_S1_SEN_PCLK_SRC_SEL_B_MASK (0x7 << 0) >> +#define SENINF_TOP_N3D_B_CTL_SENINF_N3D_S1_SEN_VSYNC_SRC_SEL_B_SHIFT 4 >> +#define SENINF_TOP_N3D_B_CTL_SENINF_N3D_S1_SEN_VSYNC_SRC_SEL_B_MASK (0x7 << 4) >> +#define SENINF_TOP_N3D_B_CTL_SENINF_N3D_S2_SEN_PCLK_SRC_SEL_B_SHIFT 8 >> +#define SENINF_TOP_N3D_B_CTL_SENINF_N3D_S2_SEN_PCLK_SRC_SEL_B_MASK (0x7 << 8) >> +#define SENINF_TOP_N3D_B_CTL_SENINF_N3D_S2_SEN_VSYNC_SRC_SEL_B_SHIFT 12 >> +#define SENINF_TOP_N3D_B_CTL_SENINF_N3D_S2_SEN_VSYNC_SRC_SEL_B_MASK (0x7 << 12) >> +#define SENINF_TOP_PHY_SENINF_CTL_CSI0 0x001C >> +#define SENINF_TOP_PHY_SENINF_CTL_CSI0_DPHY_MODE_SHIFT 0 >> +#define SENINF_TOP_PHY_SENINF_CTL_CSI0_DPHY_MODE_MASK (0x1 << 0) >> +#define SENINF_TOP_PHY_SENINF_CTL_CSI0_CPHY_MODE_SHIFT 4 >> +#define SENINF_TOP_PHY_SENINF_CTL_CSI0_CPHY_MODE_MASK (0x3 << 4) >> +#define SENINF_TOP_PHY_SENINF_CTL_CSI0_CK_SEL_1_SHIFT 8 >> +#define SENINF_TOP_PHY_SENINF_CTL_CSI0_CK_SEL_1_MASK (0x7 << 8) >> +#define SENINF_TOP_PHY_SENINF_CTL_CSI0_CK_SEL_2_SHIFT 12 >> +#define SENINF_TOP_PHY_SENINF_CTL_CSI0_CK_SEL_2_MASK (0x3 << 12) >> +#define SENINF_TOP_PHY_SENINF_CTL_CSI0_PHY_SENINF_LANE_MUX_CSI0_EN_SHIFT 31 >> +#define SENINF_TOP_PHY_SENINF_CTL_CSI0_PHY_SENINF_LANE_MUX_CSI0_EN_MASK \ >> +(0x1 << 31) >> +#define SENINF_TOP_PHY_SENINF_CTL_CSI1 0x0020 >> +#define SENINF_TOP_PHY_SENINF_CTL_CSI1_DPHY_MODE_SHIFT 0 >> +#define SENINF_TOP_PHY_SENINF_CTL_CSI1_DPHY_MODE_MASK (0x1 << 0) >> +#define SENINF_TOP_PHY_SENINF_CTL_CSI1_CPHY_MODE_SHIFT 4 >> +#define SENINF_TOP_PHY_SENINF_CTL_CSI1_CPHY_MODE_MASK (0x3 << 4) >> +#define SENINF_TOP_PHY_SENINF_CTL_CSI1_CK_SEL_1_SHIFT 8 >> +#define SENINF_TOP_PHY_SENINF_CTL_CSI1_CK_SEL_1_MASK (0x7 << 8) >> +#define SENINF_TOP_PHY_SENINF_CTL_CSI1_CK_SEL_2_SHIFT 12 >> +#define SENINF_TOP_PHY_SENINF_CTL_CSI1_CK_SEL_2_MASK (0x3 << 12) >> +#define SENINF_TOP_PHY_SENINF_CTL_CSI1_PHY_SENINF_LANE_MUX_CSI1_EN_SHIFT 31 >> +#define SENINF_TOP_PHY_SENINF_CTL_CSI1_PHY_SENINF_LANE_MUX_CSI1_EN_MASK \ >> +(0x1 << 31) >> +#define SENINF_TOP_PHY_SENINF_CTL_CSI2 0x0024 >> +#define SENINF_TOP_PHY_SENINF_CTL_CSI2_DPHY_MODE_SHIFT 0 >> +#define SENINF_TOP_PHY_SENINF_CTL_CSI2_DPHY_MODE_MASK (0x1 << 0) >> +#define SENINF_TOP_PHY_SENINF_CTL_CSI2_CPHY_MODE_SHIFT 4 >> +#define SENINF_TOP_PHY_SENINF_CTL_CSI2_CPHY_MODE_MASK (0x3 << 4) >> +#define SENINF_TOP_PHY_SENINF_CTL_CSI2_CK_SEL_1_SHIFT 8 >> +#define SENINF_TOP_PHY_SENINF_CTL_CSI2_CK_SEL_1_MASK (0x7 << 8) >> +#define SENINF_TOP_PHY_SENINF_CTL_CSI2_CK_SEL_2_SHIFT 12 >> +#define SENINF_TOP_PHY_SENINF_CTL_CSI2_CK_SEL_2_MASK (0x3 << 12) >> +#define SENINF_TOP_PHY_SENINF_CTL_CSI2_PHY_SENINF_LANE_MUX_CSI2_EN_SHIFT 31 >> +#define SENINF_TOP_PHY_SENINF_CTL_CSI2_PHY_SENINF_LANE_MUX_CSI2_EN_MASK \ >> +(0x1 << 31) >> +#define SENINF_N3D_A_CTL 0x0100 >> +#define SENINF_N3D_A_CTL_MODE_SHIFT 0 >> +#define SENINF_N3D_A_CTL_MODE_MASK (0x3 << 0) >> +#define SENINF_N3D_A_CTL_I2C1_EN_SHIFT 2 >> +#define SENINF_N3D_A_CTL_I2C1_EN_MASK (0x1 << 2) >> +#define SENINF_N3D_A_CTL_I2C2_EN_SHIFT 3 >> +#define SENINF_N3D_A_CTL_I2C2_EN_MASK (0x1 << 3) >> +#define SENINF_N3D_A_CTL_I2C1_INT_EN_SHIFT 4 >> +#define SENINF_N3D_A_CTL_I2C1_INT_EN_MASK (0x1 << 4) >> +#define SENINF_N3D_A_CTL_I2C2_INT_EN_SHIFT 5 >> +#define SENINF_N3D_A_CTL_I2C2_INT_EN_MASK (0x1 << 5) >> +#define SENINF_N3D_A_CTL_N3D_EN_SHIFT 6 >> +#define SENINF_N3D_A_CTL_N3D_EN_MASK (0x1 << 6) >> +#define SENINF_N3D_A_CTL_W1CLR_SHIFT 7 >> +#define SENINF_N3D_A_CTL_W1CLR_MASK (0x1 << 7) >> +#define SENINF_N3D_A_CTL_DIFF_EN_SHIFT 8 >> +#define SENINF_N3D_A_CTL_DIFF_EN_MASK (0x1 << 8) >> +#define SENINF_N3D_A_CTL_DDBG_SEL_SHIFT 9 >> +#define SENINF_N3D_A_CTL_DDBG_SEL_MASK (0x7 << 9) >> +#define SENINF_N3D_A_CTL_MODE1_DBG_SHIFT 12 >> +#define SENINF_N3D_A_CTL_MODE1_DBG_MASK (0x1 << 12) >> +#define SENINF_N3D_A_CTL_SEN1_TIM_EN_SHIFT 16 >> +#define SENINF_N3D_A_CTL_SEN1_TIM_EN_MASK (0x1 << 16) >> +#define SENINF_N3D_A_CTL_SEN2_TIM_EN_SHIFT 17 >> +#define SENINF_N3D_A_CTL_SEN2_TIM_EN_MASK (0x1 << 17) >> +#define SENINF_N3D_A_CTL_SEN1_OV_VS_INT_EN_SHIFT 18 >> +#define SENINF_N3D_A_CTL_SEN1_OV_VS_INT_EN_MASK (0x1 << 18) >> +#define SENINF_N3D_A_CTL_SEN2_OV_VS_INT_EN_SHIFT 19 >> +#define SENINF_N3D_A_CTL_SEN2_OV_VS_INT_EN_MASK (0x1 << 19) >> +#define SENINF_N3D_A_CTL_HW_SYNC_MODE_SHIFT 20 >> +#define SENINF_N3D_A_CTL_HW_SYNC_MODE_MASK (0x1 << 20) >> +#define SENINF_N3D_A_CTL_VALID_TG_EN_SHIFT 21 >> +#define SENINF_N3D_A_CTL_VALID_TG_EN_MASK (0x1 << 21) >> +#define SENINF_N3D_A_CTL_SYNC_PIN_A_EN_SHIFT 22 >> +#define SENINF_N3D_A_CTL_SYNC_PIN_A_EN_MASK (0x1 << 22) >> +#define SENINF_N3D_A_CTL_SYNC_PIN_A_POLARITY_SHIFT 23 >> +#define SENINF_N3D_A_CTL_SYNC_PIN_A_POLARITY_MASK (0x1 << 23) >> +#define SENINF_N3D_A_CTL_SYNC_PIN_B_EN_SHIFT 24 >> +#define SENINF_N3D_A_CTL_SYNC_PIN_B_EN_MASK (0x1 << 24) >> +#define SENINF_N3D_A_CTL_SYNC_PIN_B_POLARITY_SHIFT 25 >> +#define SENINF_N3D_A_CTL_SYNC_PIN_B_POLARITY_MASK (0x1 << 25) >> +#define SENINF_N3D_A_POS 0x0104 >> +#define SENINF_N3D_A_POS_N3D_POS_SHIFT 0 >> +#define SENINF_N3D_A_POS_N3D_POS_MASK (0xffffffff << 0) >> +#define SENINF_N3D_A_TRIG 0x0108 >> +#define SENINF_N3D_A_TRIG_I2CA_TRIG_SHIFT 0 >> +#define SENINF_N3D_A_TRIG_I2CA_TRIG_MASK (0x1 << 0) >> +#define SENINF_N3D_A_TRIG_I2CB_TRIG_SHIFT 1 >> +#define SENINF_N3D_A_TRIG_I2CB_TRIG_MASK (0x1 << 1) >> +#define SENINF_N3D_A_INT 0x010C >> +#define SENINF_N3D_A_INT_I2C1_INT_SHIFT 0 >> +#define SENINF_N3D_A_INT_I2C1_INT_MASK (0x1 << 0) >> +#define SENINF_N3D_A_INT_I2C2_INT_SHIFT 1 >> +#define SENINF_N3D_A_INT_I2C2_INT_MASK (0x1 << 1) >> +#define SENINF_N3D_A_INT_DIFF_INT_SHIFT 2 >> +#define SENINF_N3D_A_INT_DIFF_INT_MASK (0x1 << 2) >> +#define SENINF_N3D_A_INT_SEN1_OV_VS_INT_SHIFT 4 >> +#define SENINF_N3D_A_INT_SEN1_OV_VS_INT_MASK (0x1 << 4) >> +#define SENINF_N3D_A_INT_SEN2_OV_VS_INT_SHIFT 5 >> +#define SENINF_N3D_A_INT_SEN2_OV_VS_INT_MASK (0x1 << 5) >> +#define SENINF_N3D_A_CNT0 0x0110 >> +#define SENINF_N3D_A_CNT0_N3D_CNT0_SHIFT 0 >> +#define SENINF_N3D_A_CNT0_N3D_CNT0_MASK (0xffffffff << 0) >> +#define SENINF_N3D_A_CNT1 0x0114 >> +#define SENINF_N3D_A_CNT1_N3D_CNT1_SHIFT 0 >> +#define SENINF_N3D_A_CNT1_N3D_CNT1_MASK (0xffffffff << 0) >> +#define SENINF_N3D_A_DBG 0x0118 >> +#define SENINF_N3D_A_DBG_N3D_DBG_SHIFT 0 >> +#define SENINF_N3D_A_DBG_N3D_DBG_MASK (0xffffffff << 0) >> +#define SENINF_N3D_A_DIFF_THR 0x011C >> +#define SENINF_N3D_A_DIFF_THR_N3D_DIFF_THR_SHIFT 0 >> +#define SENINF_N3D_A_DIFF_THR_N3D_DIFF_THR_MASK (0xffffffff << 0) >> +#define SENINF_N3D_A_DIFF_CNT 0x0120 >> +#define SENINF_N3D_A_DIFF_CNT_N3D_DIFF_CNT_SHIFT 0 >> +#define SENINF_N3D_A_DIFF_CNT_N3D_DIFF_CNT_MASK (0xffffffff << 0) >> +#define SENINF_N3D_A_DBG_1 0x0124 >> +#define SENINF_N3D_A_DBG_1_N3D_DBG_1_SHIFT 0 >> +#define SENINF_N3D_A_DBG_1_N3D_DBG_1_MASK (0xffffffff << 0) >> +#define SENINF_N3D_A_VALID_TG_CNT 0x0128 >> +#define SENINF_N3D_A_VALID_TG_CNT_N3D_VALID_TG_CNT_SHIFT 0 >> +#define SENINF_N3D_A_VALID_TG_CNT_N3D_VALID_TG_CNT_MASK (0xffffffff << 0) >> +#define SENINF_N3D_A_SYNC_A_PERIOD 0x012C >> +#define SENINF_N3D_A_SYNC_A_PERIOD_N3D_SYNC_A_PERIOD_SHIFT 0 >> +#define SENINF_N3D_A_SYNC_A_PERIOD_N3D_SYNC_A_PERIOD_MASK (0xffffffff << 0) >> +#define SENINF_N3D_A_SYNC_B_PERIOD 0x0130 >> +#define SENINF_N3D_A_SYNC_B_PERIOD_N3D_SYNC_B_PERIOD_SHIFT 0 >> +#define SENINF_N3D_A_SYNC_B_PERIOD_N3D_SYNC_B_PERIOD_MASK (0xffffffff << 0) >> +#define SENINF_N3D_A_SYNC_A_PULSE_LEN 0x0134 >> +#define SENINF_N3D_A_SYNC_A_PULSE_LEN_N3D_SYNC_A_PULSE_LEN_SHIFT 0 >> +#define SENINF_N3D_A_SYNC_A_PULSE_LEN_N3D_SYNC_A_PULSE_LEN_MASK \ >> +(0xffffffff << 0) >> +#define SENINF_N3D_A_SYNC_B_PULSE_LEN 0x0138 >> +#define SENINF_N3D_A_SYNC_B_PULSE_LEN_N3D_SYNC_B_PULSE_LEN_SHIFT 0 >> +#define SENINF_N3D_A_SYNC_B_PULSE_LEN_N3D_SYNC_B_PULSE_LEN_MASK \ >> +(0xffffffff << 0) >> +#define SENINF_N3D_A_SUB_CNT 0x013C >> +#define SENINF_N3D_A_SUB_CNT_VS1_SUB_CNT_SHIFT 0 >> +#define SENINF_N3D_A_SUB_CNT_VS1_SUB_CNT_MASK (0x3f << 0) >> +#define SENINF_N3D_A_SUB_CNT_VS1_SUB_CNT_EN_SHIFT 6 >> +#define SENINF_N3D_A_SUB_CNT_VS1_SUB_CNT_EN_MASK (0x1 << 6) >> +#define SENINF_N3D_A_SUB_CNT_SYNC_PIN_A_RESET_SEL_SHIFT 7 >> +#define SENINF_N3D_A_SUB_CNT_SYNC_PIN_A_RESET_SEL_MASK (0x1 << 7) >> +#define SENINF_N3D_A_SUB_CNT_SYNC_PIN_B_RESET_SEL_SHIFT 8 >> +#define SENINF_N3D_A_SUB_CNT_SYNC_PIN_B_RESET_SEL_MASK (0x1 << 8) >> +#define SENINF_N3D_A_SUB_CNT_SYNC_PIN_A_RESET_SEL_EN_SHIFT 9 >> +#define SENINF_N3D_A_SUB_CNT_SYNC_PIN_A_RESET_SEL_EN_MASK (0x1 << 9) >> +#define SENINF_N3D_A_SUB_CNT_SYNC_PIN_B_RESET_SEL_EN_SHIFT 10 >> +#define SENINF_N3D_A_SUB_CNT_SYNC_PIN_B_RESET_SEL_EN_MASK (0x1 << 10) >> +#define SENINF_N3D_A_SUB_CNT_VS2_SUB_CNT_SHIFT 16 >> +#define SENINF_N3D_A_SUB_CNT_VS2_SUB_CNT_MASK (0x3f << 16) >> +#define SENINF_N3D_A_SUB_CNT_VS2_SUB_CNT_EN_SHIFT 22 >> +#define SENINF_N3D_A_SUB_CNT_VS2_SUB_CNT_EN_MASK (0x1 << 22) >> +#define SENINF_N3D_A_VSYNC_CNT 0x0140 >> +#define SENINF_N3D_A_VSYNC_CNT_N3D_VSYNC_1_CNT_SHIFT 0 >> +#define SENINF_N3D_A_VSYNC_CNT_N3D_VSYNC_1_CNT_MASK (0xffff << 0) >> +#define SENINF_N3D_A_VSYNC_CNT_N3D_VSYNC_2_CNT_SHIFT 16 >> +#define SENINF_N3D_A_VSYNC_CNT_N3D_VSYNC_2_CNT_MASK (0xffff << 16) >> +#define SENINF1_CTRL 0x0200 >> +#define SENINF1_CTRL_SENINF_EN_SHIFT 0 >> +#define SENINF1_CTRL_SENINF_EN_MASK (0x1 << 0) >> +#define SENINF1_CTRL_NCSI2_SW_RST_SHIFT 1 >> +#define SENINF1_CTRL_NCSI2_SW_RST_MASK (0x1 << 1) >> +#define SENINF1_CTRL_OCSI2_SW_RST_SHIFT 2 >> +#define SENINF1_CTRL_OCSI2_SW_RST_MASK (0x1 << 2) >> +#define SENINF1_CTRL_CCIR_SW_RST_SHIFT 3 >> +#define SENINF1_CTRL_CCIR_SW_RST_MASK (0x1 << 3) >> +#define SENINF1_CTRL_CKGEN_SW_RST_SHIFT 4 >> +#define SENINF1_CTRL_CKGEN_SW_RST_MASK (0x1 << 4) >> +#define SENINF1_CTRL_TEST_MODEL_SW_RST_SHIFT 5 >> +#define SENINF1_CTRL_TEST_MODEL_SW_RST_MASK (0x1 << 5) >> +#define SENINF1_CTRL_SCAM_SW_RST_SHIFT 6 >> +#define SENINF1_CTRL_SCAM_SW_RST_MASK (0x1 << 6) >> +#define SENINF1_CTRL_CSI2_SW_RST_SHIFT 7 >> +#define SENINF1_CTRL_CSI2_SW_RST_MASK (0x1 << 7) >> +#define SENINF1_CTRL_CSI3_SW_RST_SHIFT 8 >> +#define SENINF1_CTRL_CSI3_SW_RST_MASK (0x1 << 8) >> +#define SENINF1_CTRL_SENINF_SRC_SEL_SHIFT 12 >> +#define SENINF1_CTRL_SENINF_SRC_SEL_MASK (0xf << 12) >> +#define SENINF1_CTRL_SENINF_DEBUG_SEL_SHIFT 20 >> +#define SENINF1_CTRL_SENINF_DEBUG_SEL_MASK (0xf << 20) >> +#define SENINF1_CTRL_PAD2CAM_DATA_SEL_SHIFT 28 >> +#define SENINF1_CTRL_PAD2CAM_DATA_SEL_MASK (0x7 << 28) >> +#define SENINF1_CTRL_EXT 0x0204 >> +#define SENINF1_CTRL_EXT_SENINF_OCSI2_IP_EN_SHIFT 0 >> +#define SENINF1_CTRL_EXT_SENINF_OCSI2_IP_EN_MASK (0x1 << 0) >> +#define SENINF1_CTRL_EXT_SENINF_TESTMDL_IP_EN_SHIFT 1 >> +#define SENINF1_CTRL_EXT_SENINF_TESTMDL_IP_EN_MASK (0x1 << 1) >> +#define SENINF1_CTRL_EXT_SENINF_SCAM_IP_EN_SHIFT 4 >> +#define SENINF1_CTRL_EXT_SENINF_SCAM_IP_EN_MASK (0x1 << 4) >> +#define SENINF1_CTRL_EXT_SENINF_NCSI2_IP_EN_SHIFT 5 >> +#define SENINF1_CTRL_EXT_SENINF_NCSI2_IP_EN_MASK (0x1 << 5) >> +#define SENINF1_CTRL_EXT_SENINF_CSI2_IP_EN_SHIFT 6 >> +#define SENINF1_CTRL_EXT_SENINF_CSI2_IP_EN_MASK (0x1 << 6) >> +#define SENINF1_CTRL_EXT_SENINF_CSI3_IP_EN_SHIFT 7 >> +#define SENINF1_CTRL_EXT_SENINF_CSI3_IP_EN_MASK (0x1 << 7) >> +#define SENINF1_CTRL_EXT_SENINF_SRC_SEL_EXT_SHIFT 16 >> +#define SENINF1_CTRL_EXT_SENINF_SRC_SEL_EXT_MASK (0x3 << 16) >> +#define SENINF1_ASYNC_CTRL 0x0208 >> +#define SENINF1_ASYNC_CTRL_SENINF_ASYNC_FIFO_RST_SHIFT 0 >> +#define SENINF1_ASYNC_CTRL_SENINF_ASYNC_FIFO_RST_MASK (0x1 << 0) >> +#define SENINF1_ASYNC_CTRL_SENINF_HSYNC_MASK_SHIFT 1 >> +#define SENINF1_ASYNC_CTRL_SENINF_HSYNC_MASK_MASK (0x1 << 1) >> +#define SENINF1_ASYNC_CTRL_SENINF_VSYNC_POL_SHIFT 2 >> +#define SENINF1_ASYNC_CTRL_SENINF_VSYNC_POL_MASK (0x1 << 2) >> +#define SENINF1_ASYNC_CTRL_SENINF_HSYNC_POL_SHIFT 3 >> +#define SENINF1_ASYNC_CTRL_SENINF_HSYNC_POL_MASK (0x1 << 3) >> +#define SENINF1_ASYNC_CTRL_FIFO_PUSH_EN_SHIFT 16 >> +#define SENINF1_ASYNC_CTRL_FIFO_PUSH_EN_MASK (0x3f << 16) >> +#define SENINF1_ASYNC_CTRL_FIFO_FLUSH_EN_SHIFT 24 >> +#define SENINF1_ASYNC_CTRL_FIFO_FLUSH_EN_MASK (0x3f << 24) >> +#define SENINF_TG1_PH_CNT 0x0600 >> +#define SENINF_TG1_PH_CNT_TGCLK_SEL_SHIFT 0 >> +#define SENINF_TG1_PH_CNT_TGCLK_SEL_MASK (0x3 << 0) >> +#define SENINF_TG1_PH_CNT_CLKFL_POL_SHIFT 2 >> +#define SENINF_TG1_PH_CNT_CLKFL_POL_MASK (0x1 << 2) >> +#define SENINF_TG1_PH_CNT_EXT_RST_SHIFT 4 >> +#define SENINF_TG1_PH_CNT_EXT_RST_MASK (0x1 << 4) >> +#define SENINF_TG1_PH_CNT_EXT_PWRDN_SHIFT 5 >> +#define SENINF_TG1_PH_CNT_EXT_PWRDN_MASK (0x1 << 5) >> +#define SENINF_TG1_PH_CNT_PAD_PCLK_INV_SHIFT 6 >> +#define SENINF_TG1_PH_CNT_PAD_PCLK_INV_MASK (0x1 << 6) >> +#define SENINF_TG1_PH_CNT_CAM_PCLK_INV_SHIFT 7 >> +#define SENINF_TG1_PH_CNT_CAM_PCLK_INV_MASK (0x1 << 7) >> +#define SENINF_TG1_PH_CNT_CLKPOL_SHIFT 28 >> +#define SENINF_TG1_PH_CNT_CLKPOL_MASK (0x1 << 28) >> +#define SENINF_TG1_PH_CNT_ADCLK_EN_SHIFT 29 >> +#define SENINF_TG1_PH_CNT_ADCLK_EN_MASK (0x1 << 29) >> +#define SENINF_TG1_PH_CNT_PCEN_SHIFT 31 >> +#define SENINF_TG1_PH_CNT_PCEN_MASK (0x1 << 31) >> +#define SENINF_TG1_SEN_CK 0x0604 >> +#define SENINF_TG1_SEN_CK_CLKFL_SHIFT 0 >> +#define SENINF_TG1_SEN_CK_CLKFL_MASK (0x3f << 0) >> +#define SENINF_TG1_SEN_CK_CLKRS_SHIFT 8 >> +#define SENINF_TG1_SEN_CK_CLKRS_MASK (0x3f << 8) >> +#define SENINF_TG1_SEN_CK_CLKCNT_SHIFT 16 >> +#define SENINF_TG1_SEN_CK_CLKCNT_MASK (0x3f << 16) >> +#define SENINF_TG1_TM_CTL 0x0608 >> +#define SENINF_TG1_TM_CTL_TM_EN_SHIFT 0 >> +#define SENINF_TG1_TM_CTL_TM_EN_MASK (0x1 << 0) >> +#define SENINF_TG1_TM_CTL_TM_RST_SHIFT 1 >> +#define SENINF_TG1_TM_CTL_TM_RST_MASK (0x1 << 1) >> +#define SENINF_TG1_TM_CTL_TM_FMT_SHIFT 2 >> +#define SENINF_TG1_TM_CTL_TM_FMT_MASK (0x1 << 2) >> +#define SENINF_TG1_TM_CTL_TM_PAT_SHIFT 4 >> +#define SENINF_TG1_TM_CTL_TM_PAT_MASK (0xf << 4) >> +#define SENINF_TG1_TM_CTL_TM_VSYNC_SHIFT 8 >> +#define SENINF_TG1_TM_CTL_TM_VSYNC_MASK (0xff << 8) >> +#define SENINF_TG1_TM_CTL_TM_DUMMYPXL_SHIFT 16 >> +#define SENINF_TG1_TM_CTL_TM_DUMMYPXL_MASK (0xff << 16) >> +#define SENINF_TG1_TM_SIZE 0x060C >> +#define SENINF_TG1_TM_SIZE_TM_PXL_SHIFT 0 >> +#define SENINF_TG1_TM_SIZE_TM_PXL_MASK (0x1fff << 0) >> +#define SENINF_TG1_TM_SIZE_TM_LINE_SHIFT 16 >> +#define SENINF_TG1_TM_SIZE_TM_LINE_MASK (0x3fff << 16) >> +#define SENINF_TG1_TM_CLK 0x0610 >> +#define SENINF_TG1_TM_CLK_TM_CLK_CNT_SHIFT 0 >> +#define SENINF_TG1_TM_CLK_TM_CLK_CNT_MASK (0xf << 0) >> +#define SENINF_TG1_TM_CLK_TM_CLRBAR_OFT_SHIFT 16 >> +#define SENINF_TG1_TM_CLK_TM_CLRBAR_OFT_MASK (0x3ff << 16) >> +#define SENINF_TG1_TM_CLK_TM_CLRBAR_IDX_SHIFT 28 >> +#define SENINF_TG1_TM_CLK_TM_CLRBAR_IDX_MASK (0x7 << 28) >> +#define SENINF_TG1_TM_STP 0x0614 >> +#define SENINF_TG1_TM_STP_TG1_TM_STP_SHIFT 0 >> +#define SENINF_TG1_TM_STP_TG1_TM_STP_MASK (0xffffffff << 0) >> +#define MIPI_RX_CON24_CSI0 0x0824 >> +#define MIPI_RX_CON24_CSI0_CSI0_BIST_NUM_SHIFT 0 >> +#define MIPI_RX_CON24_CSI0_CSI0_BIST_NUM_MASK (0x3 << 0) >> +#define MIPI_RX_CON24_CSI0_CSI0_BIST_EN_SHIFT 2 >> +#define MIPI_RX_CON24_CSI0_CSI0_BIST_EN_MASK (0x1 << 2) >> +#define MIPI_RX_CON24_CSI0_CSI0_BIST_FIX_PAT_SHIFT 5 >> +#define MIPI_RX_CON24_CSI0_CSI0_BIST_FIX_PAT_MASK (0x1 << 5) >> +#define MIPI_RX_CON24_CSI0_CSI0_BIST_CLK_SEL_SHIFT 6 >> +#define MIPI_RX_CON24_CSI0_CSI0_BIST_CLK_SEL_MASK (0x1 << 6) >> +#define MIPI_RX_CON24_CSI0_CSI0_BIST_CLK4X_SEL_SHIFT 7 >> +#define MIPI_RX_CON24_CSI0_CSI0_BIST_CLK4X_SEL_MASK (0x1 << 7) >> +#define MIPI_RX_CON24_CSI0_CSI0_BIST_TERM_DELAY_SHIFT 8 >> +#define MIPI_RX_CON24_CSI0_CSI0_BIST_TERM_DELAY_MASK (0xff << 8) >> +#define MIPI_RX_CON24_CSI0_CSI0_BIST_SETTLE_DELAY_SHIFT 16 >> +#define MIPI_RX_CON24_CSI0_CSI0_BIST_SETTLE_DELAY_MASK (0xff << 16) >> +#define MIPI_RX_CON24_CSI0_CSI0_BIST_LN0_MUX_SHIFT 24 >> +#define MIPI_RX_CON24_CSI0_CSI0_BIST_LN0_MUX_MASK (0x3 << 24) >> +#define MIPI_RX_CON24_CSI0_CSI0_BIST_LN1_MUX_SHIFT 26 >> +#define MIPI_RX_CON24_CSI0_CSI0_BIST_LN1_MUX_MASK (0x3 << 26) >> +#define MIPI_RX_CON24_CSI0_CSI0_BIST_LN2_MUX_SHIFT 28 >> +#define MIPI_RX_CON24_CSI0_CSI0_BIST_LN2_MUX_MASK (0x3 << 28) >> +#define MIPI_RX_CON24_CSI0_CSI0_BIST_LN3_MUX_SHIFT 30 >> +#define MIPI_RX_CON24_CSI0_CSI0_BIST_LN3_MUX_MASK (0x3 << 30) >> +#define MIPI_RX_CON28_CSI0 0x0828 >> +#define MIPI_RX_CON28_CSI0_CSI0_BIST_START_SHIFT 0 >> +#define MIPI_RX_CON28_CSI0_CSI0_BIST_START_MASK (0x1 << 0) >> +#define MIPI_RX_CON28_CSI0_CSI0_BIST_DATA_OK_SHIFT 1 >> +#define MIPI_RX_CON28_CSI0_CSI0_BIST_DATA_OK_MASK (0x1 << 1) >> +#define MIPI_RX_CON28_CSI0_CSI0_BIST_HS_FSM_OK_SHIFT 2 >> +#define MIPI_RX_CON28_CSI0_CSI0_BIST_HS_FSM_OK_MASK (0x1 << 2) >> +#define MIPI_RX_CON28_CSI0_CSI0_BIST_LANE_FSM_OK_SHIFT 3 >> +#define MIPI_RX_CON28_CSI0_CSI0_BIST_LANE_FSM_OK_MASK (0x1 << 3) >> +#define MIPI_RX_CON28_CSI0_CSI0_BIST_CSI2_DATA_OK_SHIFT 4 >> +#define MIPI_RX_CON28_CSI0_CSI0_BIST_CSI2_DATA_OK_MASK (0x1 << 4) >> +#define MIPI_RX_CON34_CSI0 0x0834 >> +#define MIPI_RX_CON34_CSI0_BIST_MODE_SHIFT 0 >> +#define MIPI_RX_CON34_CSI0_BIST_MODE_MASK (0x1 << 0) >> +#define MIPI_RX_CON34_CSI0_CSI0_BIST_HSDET_MUX_SHIFT 22 >> +#define MIPI_RX_CON34_CSI0_CSI0_BIST_HSDET_MUX_MASK (0x3 << 22) >> +#define MIPI_RX_CON34_CSI0_CSI0_BIST_LN4_MUX_SHIFT 24 >> +#define MIPI_RX_CON34_CSI0_CSI0_BIST_LN4_MUX_MASK (0x3 << 24) >> +#define MIPI_RX_CON34_CSI0_CSI0_BIST_LN5_MUX_SHIFT 26 >> +#define MIPI_RX_CON34_CSI0_CSI0_BIST_LN5_MUX_MASK (0x3 << 26) >> +#define MIPI_RX_CON34_CSI0_CSI0_BIST_LN6_MUX_SHIFT 28 >> +#define MIPI_RX_CON34_CSI0_CSI0_BIST_LN6_MUX_MASK (0x3 << 28) >> +#define MIPI_RX_CON34_CSI0_CSI0_BIST_LN7_MUX_SHIFT 30 >> +#define MIPI_RX_CON34_CSI0_CSI0_BIST_LN7_MUX_MASK (0x3 << 30) >> +#define MIPI_RX_CON38_CSI0 0x0838 >> +#define MIPI_RX_CON38_CSI0_MIPI_RX_SW_CTRL_MODE_SHIFT 0 >> +#define MIPI_RX_CON38_CSI0_MIPI_RX_SW_CTRL_MODE_MASK (0x1 << 0) >> +#define MIPI_RX_CON38_CSI0_MIPI_RX_SW_CAL_MODE_SHIFT 1 >> +#define MIPI_RX_CON38_CSI0_MIPI_RX_SW_CAL_MODE_MASK (0x1 << 1) >> +#define MIPI_RX_CON38_CSI0_MIPI_RX_HW_CAL_START_SHIFT 2 >> +#define MIPI_RX_CON38_CSI0_MIPI_RX_HW_CAL_START_MASK (0x1 << 2) >> +#define MIPI_RX_CON38_CSI0_MIPI_RX_HW_CAL_OPTION_SHIFT 3 >> +#define MIPI_RX_CON38_CSI0_MIPI_RX_HW_CAL_OPTION_MASK (0x1 << 3) >> +#define MIPI_RX_CON38_CSI0_MIPI_RX_SW_RST_SHIFT 4 >> +#define MIPI_RX_CON38_CSI0_MIPI_RX_SW_RST_MASK (0x1f << 4) >> +#define MIPI_RX_CON38_CSI0_MIPI_RX_SW_CPHY_TX_MODE_SHIFT 9 >> +#define MIPI_RX_CON38_CSI0_MIPI_RX_SW_CPHY_TX_MODE_MASK (0x1 << 9) >> +#define MIPI_RX_CON38_CSI0_MIPI_RX_SW_CPHY_RX_MODE_SHIFT 10 >> +#define MIPI_RX_CON38_CSI0_MIPI_RX_SW_CPHY_RX_MODE_MASK (0x1 << 10) >> +#define MIPI_RX_CON38_CSI0_RG_CKPHASE_TRIO0_SHIFT 16 >> +#define MIPI_RX_CON38_CSI0_RG_CKPHASE_TRIO0_MASK (0x1f << 16) >> +#define MIPI_RX_CON38_CSI0_RG_CKPHASE_TRIO1_SHIFT 22 >> +#define MIPI_RX_CON38_CSI0_RG_CKPHASE_TRIO1_MASK (0x1f << 22) >> +#define MIPI_RX_CON38_CSI0_RG_CKPHASE_TRIO2_SHIFT 27 >> +#define MIPI_RX_CON38_CSI0_RG_CKPHASE_TRIO2_MASK (0x1f << 27) >> +#define MIPI_RX_CON3C_CSI0 0x083C >> +#define MIPI_RX_CON3C_CSI0_MIPI_RX_SW_CTRL__SHIFT 0 >> +#define MIPI_RX_CON3C_CSI0_MIPI_RX_SW_CTRL__MASK (0xffffffff << 0) >> +#define MIPI_RX_CON7C_CSI0 0x087C >> +#define MIPI_RX_CON7C_CSI0_DA_CSI0_LNRD0_HSRX_DELAY_EN_SHIFT 0 >> +#define MIPI_RX_CON7C_CSI0_DA_CSI0_LNRD0_HSRX_DELAY_EN_MASK (0x1 << 0) >> +#define MIPI_RX_CON7C_CSI0_DA_CSI0_LNRD0_HSRX_DELAY_APPLY_SHIFT 1 >> +#define MIPI_RX_CON7C_CSI0_DA_CSI0_LNRD0_HSRX_DELAY_APPLY_MASK (0x1 << 1) >> +#define MIPI_RX_CON7C_CSI0_DA_CSI0_LNRD0_HSRX_DELAY_CODE_SHIFT 2 >> +#define MIPI_RX_CON7C_CSI0_DA_CSI0_LNRD0_HSRX_DELAY_CODE_MASK (0x3f << 2) >> +#define MIPI_RX_CON80_CSI0 0x0880 >> +#define MIPI_RX_CON80_CSI0_DA_CSI0_LNRD1_HSRX_DELAY_EN_SHIFT 0 >> +#define MIPI_RX_CON80_CSI0_DA_CSI0_LNRD1_HSRX_DELAY_EN_MASK (0x1 << 0) >> +#define MIPI_RX_CON80_CSI0_DA_CSI0_LNRD1_HSRX_DELAY_APPLY_SHIFT 1 >> +#define MIPI_RX_CON80_CSI0_DA_CSI0_LNRD1_HSRX_DELAY_APPLY_MASK (0x1 << 1) >> +#define MIPI_RX_CON80_CSI0_DA_CSI0_LNRD1_HSRX_DELAY_CODE_SHIFT 2 >> +#define MIPI_RX_CON80_CSI0_DA_CSI0_LNRD1_HSRX_DELAY_CODE_MASK (0x3f << 2) >> +#define MIPI_RX_CON84_CSI0 0x0884 >> +#define MIPI_RX_CON84_CSI0_DA_CSI0_LNRD2_HSRX_DELAY_EN_SHIFT 0 >> +#define MIPI_RX_CON84_CSI0_DA_CSI0_LNRD2_HSRX_DELAY_EN_MASK (0x1 << 0) >> +#define MIPI_RX_CON84_CSI0_DA_CSI0_LNRD2_HSRX_DELAY_APPLY_SHIFT 1 >> +#define MIPI_RX_CON84_CSI0_DA_CSI0_LNRD2_HSRX_DELAY_APPLY_MASK (0x1 << 1) >> +#define MIPI_RX_CON84_CSI0_DA_CSI0_LNRD2_HSRX_DELAY_CODE_SHIFT 2 >> +#define MIPI_RX_CON84_CSI0_DA_CSI0_LNRD2_HSRX_DELAY_CODE_MASK (0x3f << 2) >> +#define MIPI_RX_CON88_CSI0 0x0888 >> +#define MIPI_RX_CON88_CSI0_DA_CSI0_LNRD3_HSRX_DELAY_EN_SHIFT 0 >> +#define MIPI_RX_CON88_CSI0_DA_CSI0_LNRD3_HSRX_DELAY_EN_MASK (0x1 << 0) >> +#define MIPI_RX_CON88_CSI0_DA_CSI0_LNRD3_HSRX_DELAY_APPLY_SHIFT 1 >> +#define MIPI_RX_CON88_CSI0_DA_CSI0_LNRD3_HSRX_DELAY_APPLY_MASK (0x1 << 1) >> +#define MIPI_RX_CON88_CSI0_DA_CSI0_LNRD3_HSRX_DELAY_CODE_SHIFT 2 >> +#define MIPI_RX_CON88_CSI0_DA_CSI0_LNRD3_HSRX_DELAY_CODE_MASK (0x3f << 2) >> +#define MIPI_RX_CON8C_CSI0 0x088C >> +#define MIPI_RX_CON8C_CSI0_RG_CSI0_LNRD0_HSRX_DELAY_EN_SHIFT 0 >> +#define MIPI_RX_CON8C_CSI0_RG_CSI0_LNRD0_HSRX_DELAY_EN_MASK (0x1 << 0) >> +#define MIPI_RX_CON8C_CSI0_RG_CSI0_LNRD0_HSRX_DELAY_APPLY_SHIFT 1 >> +#define MIPI_RX_CON8C_CSI0_RG_CSI0_LNRD0_HSRX_DELAY_APPLY_MASK (0x1 << 1) >> +#define MIPI_RX_CON8C_CSI0_RG_CSI0_LNRD0_HSRX_DELAY_CODE_SHIFT 2 >> +#define MIPI_RX_CON8C_CSI0_RG_CSI0_LNRD0_HSRX_DELAY_CODE_MASK (0x3f << 2) >> +#define MIPI_RX_CON90_CSI0 0x0890 >> +#define MIPI_RX_CON90_CSI0_RG_CSI0_LNRD1_HSRX_DELAY_EN_SHIFT 0 >> +#define MIPI_RX_CON90_CSI0_RG_CSI0_LNRD1_HSRX_DELAY_EN_MASK (0x1 << 0) >> +#define MIPI_RX_CON90_CSI0_RG_CSI0_LNRD1_HSRX_DELAY_APPLY_SHIFT 1 >> +#define MIPI_RX_CON90_CSI0_RG_CSI0_LNRD1_HSRX_DELAY_APPLY_MASK (0x1 << 1) >> +#define MIPI_RX_CON90_CSI0_RG_CSI0_LNRD1_HSRX_DELAY_CODE_SHIFT 2 >> +#define MIPI_RX_CON90_CSI0_RG_CSI0_LNRD1_HSRX_DELAY_CODE_MASK (0x3f << 2) >> +#define MIPI_RX_CON94_CSI0 0x0894 >> +#define MIPI_RX_CON94_CSI0_RG_CSI0_LNRD2_HSRX_DELAY_EN_SHIFT 0 >> +#define MIPI_RX_CON94_CSI0_RG_CSI0_LNRD2_HSRX_DELAY_EN_MASK (0x1 << 0) >> +#define MIPI_RX_CON94_CSI0_RG_CSI0_LNRD2_HSRX_DELAY_APPLY_SHIFT 1 >> +#define MIPI_RX_CON94_CSI0_RG_CSI0_LNRD2_HSRX_DELAY_APPLY_MASK (0x1 << 1) >> +#define MIPI_RX_CON94_CSI0_RG_CSI0_LNRD2_HSRX_DELAY_CODE_SHIFT 2 >> +#define MIPI_RX_CON94_CSI0_RG_CSI0_LNRD2_HSRX_DELAY_CODE_MASK (0x3f << 2) >> +#define MIPI_RX_CON98_CSI0 0x0898 >> +#define MIPI_RX_CON98_CSI0_RG_CSI0_LNRD3_HSRX_DELAY_EN_SHIFT 0 >> +#define MIPI_RX_CON98_CSI0_RG_CSI0_LNRD3_HSRX_DELAY_EN_MASK (0x1 << 0) >> +#define MIPI_RX_CON98_CSI0_RG_CSI0_LNRD3_HSRX_DELAY_APPLY_SHIFT 1 >> +#define MIPI_RX_CON98_CSI0_RG_CSI0_LNRD3_HSRX_DELAY_APPLY_MASK (0x1 << 1) >> +#define MIPI_RX_CON98_CSI0_RG_CSI0_LNRD3_HSRX_DELAY_CODE_SHIFT 2 >> +#define MIPI_RX_CON98_CSI0_RG_CSI0_LNRD3_HSRX_DELAY_CODE_MASK (0x3f << 2) >> +#define MIPI_RX_CONA0_CSI0 0x08A0 >> +#define MIPI_RX_CONA0_CSI0_RG_CSI0_LNRC_HSRX_DELAY_EN_SHIFT 0 >> +#define MIPI_RX_CONA0_CSI0_RG_CSI0_LNRC_HSRX_DELAY_EN_MASK (0x1 << 0) >> +#define MIPI_RX_CONA0_CSI0_RG_CSI0_LNRC_HSRX_DELAY_APPLY_SHIFT 1 >> +#define MIPI_RX_CONA0_CSI0_RG_CSI0_LNRC_HSRX_DELAY_APPLY_MASK (0x1 << 1) >> +#define MIPI_RX_CONA0_CSI0_RG_CSI0_LNRC_HSRX_DELAY_CODE_SHIFT 2 >> +#define MIPI_RX_CONA0_CSI0_RG_CSI0_LNRC_HSRX_DELAY_CODE_MASK (0x3f << 2) >> +#define MIPI_RX_CONB0_CSI0 0x08B0 >> +#define MIPI_RX_CONB0_CSI0_DELAY_APPLY_MODE_SHIFT 0 >> +#define MIPI_RX_CONB0_CSI0_DELAY_APPLY_MODE_MASK (0xf << 0) >> +#define MIPI_RX_CONB0_CSI0_DESKEW_SW_RST_SHIFT 7 >> +#define MIPI_RX_CONB0_CSI0_DESKEW_SW_RST_MASK (0x1 << 7) >> +#define MIPI_RX_CONB0_CSI0_DESKEW_TRIGGER_MODE_SHIFT 8 >> +#define MIPI_RX_CONB0_CSI0_DESKEW_TRIGGER_MODE_MASK (0x7 << 8) >> +#define MIPI_RX_CONB0_CSI0_DESKEW_ACC_MODE_SHIFT 12 >> +#define MIPI_RX_CONB0_CSI0_DESKEW_ACC_MODE_MASK (0xf << 12) >> +#define MIPI_RX_CONB0_CSI0_DESKEW_CSI2_RST_ENABLE_SHIFT 16 >> +#define MIPI_RX_CONB0_CSI0_DESKEW_CSI2_RST_ENABLE_MASK (0x1 << 16) >> +#define MIPI_RX_CONB0_CSI0_DESKEW_IP_SEL_SHIFT 30 >> +#define MIPI_RX_CONB0_CSI0_DESKEW_IP_SEL_MASK (0x1 << 30) >> +#define MIPI_RX_CONB0_CSI0_DESKEW_ENABLE_SHIFT 31 >> +#define MIPI_RX_CONB0_CSI0_DESKEW_ENABLE_MASK (0x1 << 31) >> +#define MIPI_RX_CONB4_CSI0 0x08B4 >> +#define MIPI_RX_CONB4_CSI0_SYNC_CODE_MASK_SHIFT 0 >> +#define MIPI_RX_CONB4_CSI0_SYNC_CODE_MASK_MASK (0xffff << 0) >> +#define MIPI_RX_CONB4_CSI0_EXPECTED_SYNC_CODE_SHIFT 16 >> +#define MIPI_RX_CONB4_CSI0_EXPECTED_SYNC_CODE_MASK (0xffff << 16) >> +#define MIPI_RX_CONB8_CSI0 0x08B8 >> +#define MIPI_RX_CONB8_CSI0_DESKEW_SETUP_TIME_SHIFT 0 >> +#define MIPI_RX_CONB8_CSI0_DESKEW_SETUP_TIME_MASK (0xf << 0) >> +#define MIPI_RX_CONB8_CSI0_DESKEW_HOLD_TIME_SHIFT 8 >> +#define MIPI_RX_CONB8_CSI0_DESKEW_HOLD_TIME_MASK (0xf << 8) >> +#define MIPI_RX_CONB8_CSI0_DESKEW_TIME_OUT_SHIFT 16 >> +#define MIPI_RX_CONB8_CSI0_DESKEW_TIME_OUT_MASK (0xff << 16) >> +#define MIPI_RX_CONB8_CSI0_DESKEW_TIME_OUT_EN_SHIFT 24 >> +#define MIPI_RX_CONB8_CSI0_DESKEW_TIME_OUT_EN_MASK (0x1 << 24) >> +#define MIPI_RX_CONBC_CSI0 0x08BC >> +#define MIPI_RX_CONBC_CSI0_DESKEW_DETECTION_MODE_SHIFT 0 >> +#define MIPI_RX_CONBC_CSI0_DESKEW_DETECTION_MODE_MASK (0xf << 0) >> +#define MIPI_RX_CONBC_CSI0_DESKEW_DETECTION_CNT_SHIFT 8 >> +#define MIPI_RX_CONBC_CSI0_DESKEW_DETECTION_CNT_MASK (0x7f << 8) >> +#define MIPI_RX_CONBC_CSI0_DESKEW_DELAY_APPLY_MODE_SHIFT 16 >> +#define MIPI_RX_CONBC_CSI0_DESKEW_DELAY_APPLY_MODE_MASK (0xf << 16) >> +#define MIPI_RX_CONBC_CSI0_DESKEW_LANE_NUMBER_SHIFT 24 >> +#define MIPI_RX_CONBC_CSI0_DESKEW_LANE_NUMBER_MASK (0x3 << 24) >> +#define MIPI_RX_CONC0_CSI0 0x08C0 >> +#define MIPI_RX_CONC0_CSI0_DESKEW_INTERRUPT_ENABLE_SHIFT 0 >> +#define MIPI_RX_CONC0_CSI0_DESKEW_INTERRUPT_ENABLE_MASK (0xffff << 0) >> +#define MIPI_RX_CONC0_CSI0_DESKEW_INTERRUPT_W1C_EN_SHIFT 31 >> +#define MIPI_RX_CONC0_CSI0_DESKEW_INTERRUPT_W1C_EN_MASK (0x1 << 31) >> +#define MIPI_RX_CONC4_CSI0 0x08C4 >> +#define MIPI_RX_CONC4_CSI0_DESKEW_INTERRUPT_STATUS_SHIFT 0 >> +#define MIPI_RX_CONC4_CSI0_DESKEW_INTERRUPT_STATUS_MASK (0xffff << 0) >> +#define MIPI_RX_CONC8_CSI0 0x08C8 >> +#define MIPI_RX_CONC8_CSI0_DESKEW_DEBUG_MUX_SELECT_SHIFT 0 >> +#define MIPI_RX_CONC8_CSI0_DESKEW_DEBUG_MUX_SELECT_MASK (0xff << 0) >> +#define MIPI_RX_CONCC_CSI0 0x08CC >> +#define MIPI_RX_CONCC_CSI0_DESKEW_DEBUG_OUTPUTS_SHIFT 0 >> +#define MIPI_RX_CONCC_CSI0_DESKEW_DEBUG_OUTPUTS_MASK (0xffffffff << 0) >> +#define MIPI_RX_COND0_CSI0 0x08D0 >> +#define MIPI_RX_COND0_CSI0_DESKEW_DELAY_LENGTH_SHIFT 0 >> +#define MIPI_RX_COND0_CSI0_DESKEW_DELAY_LENGTH_MASK (0x3f << 0) >> +#define SENINF1_CSI2_CTL 0x0A00 >> +#define SENINF1_CSI2_CTL_DATA_LANE0_EN_SHIFT 0 >> +#define SENINF1_CSI2_CTL_DATA_LANE0_EN_MASK (0x1 << 0) >> +#define SENINF1_CSI2_CTL_DATA_LANE1_EN_SHIFT 1 >> +#define SENINF1_CSI2_CTL_DATA_LANE1_EN_MASK (0x1 << 1) >> +#define SENINF1_CSI2_CTL_DATA_LANE2_EN_SHIFT 2 >> +#define SENINF1_CSI2_CTL_DATA_LANE2_EN_MASK (0x1 << 2) >> +#define SENINF1_CSI2_CTL_DATA_LANE3_EN_SHIFT 3 >> +#define SENINF1_CSI2_CTL_DATA_LANE3_EN_MASK (0x1 << 3) >> +#define SENINF1_CSI2_CTL_CLOCK_LANE_EN_SHIFT 4 >> +#define SENINF1_CSI2_CTL_CLOCK_LANE_EN_MASK (0x1 << 4) >> +#define SENINF1_CSI2_CTL_ECC_EN_SHIFT 5 >> +#define SENINF1_CSI2_CTL_ECC_EN_MASK (0x1 << 5) >> +#define SENINF1_CSI2_CTL_CRC_EN_SHIFT 6 >> +#define SENINF1_CSI2_CTL_CRC_EN_MASK (0x1 << 6) >> +#define SENINF1_CSI2_CTL_HSRX_DET_EN_SHIFT 7 >> +#define SENINF1_CSI2_CTL_HSRX_DET_EN_MASK (0x1 << 7) >> +#define SENINF1_CSI2_CTL_HS_PRPR_EN_SHIFT 8 >> +#define SENINF1_CSI2_CTL_HS_PRPR_EN_MASK (0x1 << 8) >> +#define SENINF1_CSI2_CTL_HS_END_EN_SHIFT 9 >> +#define SENINF1_CSI2_CTL_HS_END_EN_MASK (0x1 << 9) >> +#define SENINF1_CSI2_CTL_GENERIC_LONG_PACKET_EN_SHIFT 12 >> +#define SENINF1_CSI2_CTL_GENERIC_LONG_PACKET_EN_MASK (0x1 << 12) >> +#define SENINF1_CSI2_CTL_IMAGE_PACKET_EN_SHIFT 13 >> +#define SENINF1_CSI2_CTL_IMAGE_PACKET_EN_MASK (0x1 << 13) >> +#define SENINF1_CSI2_CTL_BYTE2PIXEL_EN_SHIFT 14 >> +#define SENINF1_CSI2_CTL_BYTE2PIXEL_EN_MASK (0x1 << 14) >> +#define SENINF1_CSI2_CTL_VS_TYPE_SHIFT 15 >> +#define SENINF1_CSI2_CTL_VS_TYPE_MASK (0x1 << 15) >> +#define SENINF1_CSI2_CTL_ED_SEL_SHIFT 16 >> +#define SENINF1_CSI2_CTL_ED_SEL_MASK (0x1 << 16) >> +#define SENINF1_CSI2_CTL_FLUSH_MODE_SHIFT 18 >> +#define SENINF1_CSI2_CTL_FLUSH_MODE_MASK (0x3 << 18) >> +#define SENINF1_CSI2_CTL_HS_TRAIL_EN_SHIFT 25 >> +#define SENINF1_CSI2_CTL_HS_TRAIL_EN_MASK (0x1 << 25) >> +#define SENINF1_CSI2_CTL_CLOCK_HS_OPTION_SHIFT 27 >> +#define SENINF1_CSI2_CTL_CLOCK_HS_OPTION_MASK (0x1 << 27) >> +#define SENINF1_CSI2_CTL_VS_OUT_CYCLE_NUMBER_SHIFT 28 >> +#define SENINF1_CSI2_CTL_VS_OUT_CYCLE_NUMBER_MASK (0x3 << 28) >> +#define SENINF1_CSI2_LNRC_TIMING 0x0A04 >> +#define SENINF1_CSI2_LNRC_TIMING_CLOCK_TERM_PARAMETER_SHIFT 0 >> +#define SENINF1_CSI2_LNRC_TIMING_CLOCK_TERM_PARAMETER_MASK (0xff << 0) >> +#define SENINF1_CSI2_LNRC_TIMING_CLOCK_SETTLE_PARAMETER_SHIFT 8 >> +#define SENINF1_CSI2_LNRC_TIMING_CLOCK_SETTLE_PARAMETER_MASK (0xff << 8) >> +#define SENINF1_CSI2_LNRD_TIMING 0x0A08 >> +#define SENINF1_CSI2_LNRD_TIMING_DATA_TERM_PARAMETER_SHIFT 0 >> +#define SENINF1_CSI2_LNRD_TIMING_DATA_TERM_PARAMETER_MASK (0xff << 0) >> +#define SENINF1_CSI2_LNRD_TIMING_DATA_SETTLE_PARAMETER_SHIFT 8 >> +#define SENINF1_CSI2_LNRD_TIMING_DATA_SETTLE_PARAMETER_MASK (0xff << 8) >> +#define SENINF1_CSI2_DPCM 0x0A0C >> +#define SENINF1_CSI2_DPCM_DPCM_MODE_SHIFT 0 >> +#define SENINF1_CSI2_DPCM_DPCM_MODE_MASK (0xf << 0) >> +#define SENINF1_CSI2_DPCM_DI_30_DPCM_EN_SHIFT 7 >> +#define SENINF1_CSI2_DPCM_DI_30_DPCM_EN_MASK (0x1 << 7) >> +#define SENINF1_CSI2_DPCM_DI_31_DPCM_EN_SHIFT 8 >> +#define SENINF1_CSI2_DPCM_DI_31_DPCM_EN_MASK (0x1 << 8) >> +#define SENINF1_CSI2_DPCM_DI_32_DPCM_EN_SHIFT 9 >> +#define SENINF1_CSI2_DPCM_DI_32_DPCM_EN_MASK (0x1 << 9) >> +#define SENINF1_CSI2_DPCM_DI_33_DPCM_EN_SHIFT 10 >> +#define SENINF1_CSI2_DPCM_DI_33_DPCM_EN_MASK (0x1 << 10) >> +#define SENINF1_CSI2_DPCM_DI_34_DPCM_EN_SHIFT 11 >> +#define SENINF1_CSI2_DPCM_DI_34_DPCM_EN_MASK (0x1 << 11) >> +#define SENINF1_CSI2_DPCM_DI_35_DPCM_EN_SHIFT 12 >> +#define SENINF1_CSI2_DPCM_DI_35_DPCM_EN_MASK (0x1 << 12) >> +#define SENINF1_CSI2_DPCM_DI_36_DPCM_EN_SHIFT 13 >> +#define SENINF1_CSI2_DPCM_DI_36_DPCM_EN_MASK (0x1 << 13) >> +#define SENINF1_CSI2_DPCM_DI_37_DPCM_EN_SHIFT 14 >> +#define SENINF1_CSI2_DPCM_DI_37_DPCM_EN_MASK (0x1 << 14) >> +#define SENINF1_CSI2_DPCM_DI_2A_DPCM_EN_SHIFT 15 >> +#define SENINF1_CSI2_DPCM_DI_2A_DPCM_EN_MASK (0x1 << 15) >> +#define SENINF1_CSI2_INT_EN 0x0A10 >> +#define SENINF1_CSI2_INT_EN_ERR_FRAME_SYNC_SHIFT 0 >> +#define SENINF1_CSI2_INT_EN_ERR_FRAME_SYNC_MASK (0x1 << 0) >> +#define SENINF1_CSI2_INT_EN_ERR_ID_SHIFT 1 >> +#define SENINF1_CSI2_INT_EN_ERR_ID_MASK (0x1 << 1) >> +#define SENINF1_CSI2_INT_EN_ERR_ECC_NO_ERROR_SHIFT 2 >> +#define SENINF1_CSI2_INT_EN_ERR_ECC_NO_ERROR_MASK (0x1 << 2) >> +#define SENINF1_CSI2_INT_EN_ERR_ECC_CORRECTED_SHIFT 3 >> +#define SENINF1_CSI2_INT_EN_ERR_ECC_CORRECTED_MASK (0x1 << 3) >> +#define SENINF1_CSI2_INT_EN_ERR_ECC_DOUBLE_SHIFT 4 >> +#define SENINF1_CSI2_INT_EN_ERR_ECC_DOUBLE_MASK (0x1 << 4) >> +#define SENINF1_CSI2_INT_EN_ERR_CRC_SHIFT 5 >> +#define SENINF1_CSI2_INT_EN_ERR_CRC_MASK (0x1 << 5) >> +#define SENINF1_CSI2_INT_EN_ERR_CRC_NO_ERROR_SHIFT 6 >> +#define SENINF1_CSI2_INT_EN_ERR_CRC_NO_ERROR_MASK (0x1 << 6) >> +#define SENINF1_CSI2_INT_EN_ERR_MULTI_LANE_SYNC_SHIFT 7 >> +#define SENINF1_CSI2_INT_EN_ERR_MULTI_LANE_SYNC_MASK (0x1 << 7) >> +#define SENINF1_CSI2_INT_EN_ERR_SOT_SYNC_HS_LNRD0_SHIFT 8 >> +#define SENINF1_CSI2_INT_EN_ERR_SOT_SYNC_HS_LNRD0_MASK (0x1 << 8) >> +#define SENINF1_CSI2_INT_EN_ERR_SOT_SYNC_HS_LNRD1_SHIFT 9 >> +#define SENINF1_CSI2_INT_EN_ERR_SOT_SYNC_HS_LNRD1_MASK (0x1 << 9) >> +#define SENINF1_CSI2_INT_EN_ERR_SOT_SYNC_HS_LNRD2_SHIFT 10 >> +#define SENINF1_CSI2_INT_EN_ERR_SOT_SYNC_HS_LNRD2_MASK (0x1 << 10) >> +#define SENINF1_CSI2_INT_EN_ERR_SOT_SYNC_HS_LNRD3_SHIFT 11 >> +#define SENINF1_CSI2_INT_EN_ERR_SOT_SYNC_HS_LNRD3_MASK (0x1 << 11) >> +#define SENINF1_CSI2_INT_EN_FS_SHIFT 12 >> +#define SENINF1_CSI2_INT_EN_FS_MASK (0x1 << 12) >> +#define SENINF1_CSI2_INT_EN_LS_SHIFT 13 >> +#define SENINF1_CSI2_INT_EN_LS_MASK (0x1 << 13) >> +#define SENINF1_CSI2_INT_EN_GS_SHIFT 14 >> +#define SENINF1_CSI2_INT_EN_GS_MASK (0x1 << 14) >> +#define SENINF1_CSI2_INT_EN_FE_SHIFT 15 >> +#define SENINF1_CSI2_INT_EN_FE_MASK (0x1 << 15) >> +#define SENINF1_CSI2_INT_EN_ERR_FRAME_SYNC_S0_SHIFT 16 >> +#define SENINF1_CSI2_INT_EN_ERR_FRAME_SYNC_S0_MASK (0x1 << 16) >> +#define SENINF1_CSI2_INT_EN_ERR_FRAME_SYNC_S1_SHIFT 17 >> +#define SENINF1_CSI2_INT_EN_ERR_FRAME_SYNC_S1_MASK (0x1 << 17) >> +#define SENINF1_CSI2_INT_EN_ERR_FRAME_SYNC_S2_SHIFT 18 >> +#define SENINF1_CSI2_INT_EN_ERR_FRAME_SYNC_S2_MASK (0x1 << 18) >> +#define SENINF1_CSI2_INT_EN_ERR_FRAME_SYNC_S3_SHIFT 19 >> +#define SENINF1_CSI2_INT_EN_ERR_FRAME_SYNC_S3_MASK (0x1 << 19) >> +#define SENINF1_CSI2_INT_EN_ERR_FRAME_SYNC_S4_SHIFT 20 >> +#define SENINF1_CSI2_INT_EN_ERR_FRAME_SYNC_S4_MASK (0x1 << 20) >> +#define SENINF1_CSI2_INT_EN_ERR_FRAME_SYNC_S5_SHIFT 21 >> +#define SENINF1_CSI2_INT_EN_ERR_FRAME_SYNC_S5_MASK (0x1 << 21) >> +#define SENINF1_CSI2_INT_EN_ERR_LANE_RESYNC_SHIFT 22 >> +#define SENINF1_CSI2_INT_EN_ERR_LANE_RESYNC_MASK (0x1 << 22) >> +#define SENINF1_CSI2_INT_EN_ERR_FRAME_SYNC_S6_SHIFT 23 >> +#define SENINF1_CSI2_INT_EN_ERR_FRAME_SYNC_S6_MASK (0x1 << 23) >> +#define SENINF1_CSI2_INT_EN_ERR_FRAME_SYNC_S7_SHIFT 24 >> +#define SENINF1_CSI2_INT_EN_ERR_FRAME_SYNC_S7_MASK (0x1 << 24) >> +#define SENINF1_CSI2_INT_EN_TRIO0_ESCAPE_CODE_DETECT_SHIFT 26 >> +#define SENINF1_CSI2_INT_EN_TRIO0_ESCAPE_CODE_DETECT_MASK (0x1 << 26) >> +#define SENINF1_CSI2_INT_EN_TRIO1_ESCAPE_CODE_DETECT_SHIFT 27 >> +#define SENINF1_CSI2_INT_EN_TRIO1_ESCAPE_CODE_DETECT_MASK (0x1 << 27) >> +#define SENINF1_CSI2_INT_EN_TRIO2_ESCAPE_CODE_DETECT_SHIFT 28 >> +#define SENINF1_CSI2_INT_EN_TRIO2_ESCAPE_CODE_DETECT_MASK (0x1 << 28) >> +#define SENINF1_CSI2_INT_EN_TRIO3_ESCAPE_CODE_DETECT_SHIFT 29 >> +#define SENINF1_CSI2_INT_EN_TRIO3_ESCAPE_CODE_DETECT_MASK (0x1 << 29) >> +#define SENINF1_CSI2_INT_EN_MERGE_FIFO_AF_SHIFT 30 >> +#define SENINF1_CSI2_INT_EN_MERGE_FIFO_AF_MASK (0x1 << 30) >> +#define SENINF1_CSI2_INT_EN_INT_WCLR_EN_SHIFT 31 >> +#define SENINF1_CSI2_INT_EN_INT_WCLR_EN_MASK (0x1 << 31) >> +#define SENINF1_CSI2_INT_STATUS 0x0A14 >> +#define SENINF1_CSI2_INT_STATUS_ERR_FRAME_SYNC_STA_SHIFT 0 >> +#define SENINF1_CSI2_INT_STATUS_ERR_FRAME_SYNC_STA_MASK (0x1 << 0) >> +#define SENINF1_CSI2_INT_STATUS_ERR_ID_STA_SHIFT 1 >> +#define SENINF1_CSI2_INT_STATUS_ERR_ID_STA_MASK (0x1 << 1) >> +#define SENINF1_CSI2_INT_STATUS_ERR_ECC_NO_ERROR_STA_SHIFT 2 >> +#define SENINF1_CSI2_INT_STATUS_ERR_ECC_NO_ERROR_STA_MASK (0x1 << 2) >> +#define SENINF1_CSI2_INT_STATUS_ERR_ECC_CORRECTED_STA_SHIFT 3 >> +#define SENINF1_CSI2_INT_STATUS_ERR_ECC_CORRECTED_STA_MASK (0x1 << 3) >> +#define SENINF1_CSI2_INT_STATUS_ERR_ECC_DOUBLE_STA_SHIFT 4 >> +#define SENINF1_CSI2_INT_STATUS_ERR_ECC_DOUBLE_STA_MASK (0x1 << 4) >> +#define SENINF1_CSI2_INT_STATUS_ERR_CRC_STA_SHIFT 5 >> +#define SENINF1_CSI2_INT_STATUS_ERR_CRC_STA_MASK (0x1 << 5) >> +#define SENINF1_CSI2_INT_STATUS_ERR_MULTI_LANE_SYNC_STA_SHIFT 7 >> +#define SENINF1_CSI2_INT_STATUS_ERR_MULTI_LANE_SYNC_STA_MASK (0x1 << 7) >> +#define SENINF1_CSI2_INT_STATUS_ERR_SOT_SYNC_HS_LNRD0_STA_SHIFT 8 >> +#define SENINF1_CSI2_INT_STATUS_ERR_SOT_SYNC_HS_LNRD0_STA_MASK (0x1 << 8) >> +#define SENINF1_CSI2_INT_STATUS_ERR_SOT_SYNC_HS_LNRD1_STA_SHIFT 9 >> +#define SENINF1_CSI2_INT_STATUS_ERR_SOT_SYNC_HS_LNRD1_STA_MASK (0x1 << 9) >> +#define SENINF1_CSI2_INT_STATUS_ERR_SOT_SYNC_HS_LNRD2_STA_SHIFT 10 >> +#define SENINF1_CSI2_INT_STATUS_ERR_SOT_SYNC_HS_LNRD2_STA_MASK (0x1 << 10) >> +#define SENINF1_CSI2_INT_STATUS_ERR_SOT_SYNC_HS_LNRD3_STA_SHIFT 11 >> +#define SENINF1_CSI2_INT_STATUS_ERR_SOT_SYNC_HS_LNRD3_STA_MASK (0x1 << 11) >> +#define SENINF1_CSI2_INT_STATUS_FS_STA_SHIFT 12 >> +#define SENINF1_CSI2_INT_STATUS_FS_STA_MASK (0x1 << 12) >> +#define SENINF1_CSI2_INT_STATUS_LS_STA_SHIFT 13 >> +#define SENINF1_CSI2_INT_STATUS_LS_STA_MASK (0x1 << 13) >> +#define SENINF1_CSI2_INT_STATUS_GS_STA_SHIFT 14 >> +#define SENINF1_CSI2_INT_STATUS_GS_STA_MASK (0x1 << 14) >> +#define SENINF1_CSI2_INT_STATUS_FE_STA_SHIFT 15 >> +#define SENINF1_CSI2_INT_STATUS_FE_STA_MASK (0x1 << 15) >> +#define SENINF1_CSI2_INT_STATUS_ERR_FRAME_SYNC_S0_STA_SHIFT 16 >> +#define SENINF1_CSI2_INT_STATUS_ERR_FRAME_SYNC_S0_STA_MASK (0x1 << 16) >> +#define SENINF1_CSI2_INT_STATUS_ERR_FRAME_SYNC_S1_STA_SHIFT 17 >> +#define SENINF1_CSI2_INT_STATUS_ERR_FRAME_SYNC_S1_STA_MASK (0x1 << 17) >> +#define SENINF1_CSI2_INT_STATUS_ERR_FRAME_SYNC_S2_STA_SHIFT 18 >> +#define SENINF1_CSI2_INT_STATUS_ERR_FRAME_SYNC_S2_STA_MASK (0x1 << 18) >> +#define SENINF1_CSI2_INT_STATUS_ERR_FRAME_SYNC_S3_STA_SHIFT 19 >> +#define SENINF1_CSI2_INT_STATUS_ERR_FRAME_SYNC_S3_STA_MASK (0x1 << 19) >> +#define SENINF1_CSI2_INT_STATUS_ERR_FRAME_SYNC_S4_STA_SHIFT 20 >> +#define SENINF1_CSI2_INT_STATUS_ERR_FRAME_SYNC_S4_STA_MASK (0x1 << 20) >> +#define SENINF1_CSI2_INT_STATUS_ERR_FRAME_SYNC_S5_STA_SHIFT 21 >> +#define SENINF1_CSI2_INT_STATUS_ERR_FRAME_SYNC_S5_STA_MASK (0x1 << 21) >> +#define SENINF1_CSI2_INT_STATUS_ERR_LANE_RESYNC_STA_SHIFT 22 >> +#define SENINF1_CSI2_INT_STATUS_ERR_LANE_RESYNC_STA_MASK (0x1 << 22) >> +#define SENINF1_CSI2_INT_STATUS_ERR_FRAME_SYNC_S6_STA_SHIFT 23 >> +#define SENINF1_CSI2_INT_STATUS_ERR_FRAME_SYNC_S6_STA_MASK (0x1 << 23) >> +#define SENINF1_CSI2_INT_STATUS_ERR_FRAME_SYNC_S7_STA_SHIFT 24 >> +#define SENINF1_CSI2_INT_STATUS_ERR_FRAME_SYNC_S7_STA_MASK (0x1 << 24) >> +#define SENINF1_CSI2_INT_STATUS_TRIO0_ESCAPE_CODE_DETECT_STA_SHIFT 26 >> +#define SENINF1_CSI2_INT_STATUS_TRIO0_ESCAPE_CODE_DETECT_STA_MASK (0x1 << 26) >> +#define SENINF1_CSI2_INT_STATUS_TRIO1_ESCAPE_CODE_DETECT_STA_SHIFT 27 >> +#define SENINF1_CSI2_INT_STATUS_TRIO1_ESCAPE_CODE_DETECT_STA_MASK (0x1 << 27) >> +#define SENINF1_CSI2_INT_STATUS_TRIO2_ESCAPE_CODE_DETECT_STA_SHIFT 28 >> +#define SENINF1_CSI2_INT_STATUS_TRIO2_ESCAPE_CODE_DETECT_STA_MASK (0x1 << 28) >> +#define SENINF1_CSI2_INT_STATUS_TRIO3_ESCAPE_CODE_DETECT_STA_SHIFT 29 >> +#define SENINF1_CSI2_INT_STATUS_TRIO3_ESCAPE_CODE_DETECT_STA_MASK (0x1 << 29) >> +#define SENINF1_CSI2_INT_STATUS_MERGE_FIFO_AF_SHIFT 30 >> +#define SENINF1_CSI2_INT_STATUS_MERGE_FIFO_AF_MASK (0x1 << 30) >> +#define SENINF1_CSI2_DGB_SEL 0x0A18 >> +#define SENINF1_CSI2_DGB_SEL_DEBUG_SEL_SHIFT 0 >> +#define SENINF1_CSI2_DGB_SEL_DEBUG_SEL_MASK (0xff << 0) >> +#define SENINF1_CSI2_DGB_SEL_DEBUG_EN_SHIFT 31 >> +#define SENINF1_CSI2_DGB_SEL_DEBUG_EN_MASK (0x1 << 31) >> +#define SENINF1_CSI2_DBG_PORT 0x0A1C >> +#define SENINF1_CSI2_DBG_PORT_CTL_DBG_PORT_SHIFT 0 >> +#define SENINF1_CSI2_DBG_PORT_CTL_DBG_PORT_MASK (0xffff << 0) >> +#define SENINF1_CSI2_SPARE0 0x0A20 >> +#define SENINF1_CSI2_SPARE0_SPARE0_SHIFT 0 >> +#define SENINF1_CSI2_SPARE0_SPARE0_MASK (0xffffffff << 0) >> +#define SENINF1_CSI2_SPARE1 0x0A24 >> +#define SENINF1_CSI2_SPARE1_SPARE1_SHIFT 0 >> +#define SENINF1_CSI2_SPARE1_SPARE1_MASK (0xffffffff << 0) >> +#define SENINF1_CSI2_LNRC_FSM 0x0A28 >> +#define SENINF1_CSI2_LNRC_FSM_LNRC_RX_FSM_SHIFT 0 >> +#define SENINF1_CSI2_LNRC_FSM_LNRC_RX_FSM_MASK (0x3f << 0) >> +#define SENINF1_CSI2_LNRD_FSM 0x0A2C >> +#define SENINF1_CSI2_LNRD_FSM_LNRD0_RX_FSM_SHIFT 0 >> +#define SENINF1_CSI2_LNRD_FSM_LNRD0_RX_FSM_MASK (0x7f << 0) >> +#define SENINF1_CSI2_LNRD_FSM_LNRD1_RX_FSM_SHIFT 8 >> +#define SENINF1_CSI2_LNRD_FSM_LNRD1_RX_FSM_MASK (0x7f << 8) >> +#define SENINF1_CSI2_LNRD_FSM_LNRD2_RX_FSM_SHIFT 16 >> +#define SENINF1_CSI2_LNRD_FSM_LNRD2_RX_FSM_MASK (0x7f << 16) >> +#define SENINF1_CSI2_LNRD_FSM_LNRD3_RX_FSM_SHIFT 24 >> +#define SENINF1_CSI2_LNRD_FSM_LNRD3_RX_FSM_MASK (0x7f << 24) >> +#define SENINF1_CSI2_FRAME_LINE_NUM 0x0A30 >> +#define SENINF1_CSI2_FRAME_LINE_NUM_FRAME_NUM_SHIFT 0 >> +#define SENINF1_CSI2_FRAME_LINE_NUM_FRAME_NUM_MASK (0xffff << 0) >> +#define SENINF1_CSI2_FRAME_LINE_NUM_LINE_NUM_SHIFT 16 >> +#define SENINF1_CSI2_FRAME_LINE_NUM_LINE_NUM_MASK (0xffff << 16) >> +#define SENINF1_CSI2_GENERIC_SHORT 0x0A34 >> +#define SENINF1_CSI2_GENERIC_SHORT_GENERIC_SHORT_PACKET_DT_SHIFT 0 >> +#define SENINF1_CSI2_GENERIC_SHORT_GENERIC_SHORT_PACKET_DT_MASK (0x3f << 0) >> +#define SENINF1_CSI2_GENERIC_SHORT_GENERIC_SHORT_PACKET_DATA_SHIFT 16 >> +#define SENINF1_CSI2_GENERIC_SHORT_GENERIC_SHORT_PACKET_DATA_MASK (0xffff << 16) >> +#define SENINF1_CSI2_HSRX_DBG 0x0A38 >> +#define SENINF1_CSI2_HSRX_DBG_DATA_LANE0_HSRX_EN_SHIFT 0 >> +#define SENINF1_CSI2_HSRX_DBG_DATA_LANE0_HSRX_EN_MASK (0x1 << 0) >> +#define SENINF1_CSI2_HSRX_DBG_DATA_LANE1_HSRX_EN_SHIFT 1 >> +#define SENINF1_CSI2_HSRX_DBG_DATA_LANE1_HSRX_EN_MASK (0x1 << 1) >> +#define SENINF1_CSI2_HSRX_DBG_DATA_LANE2_HSRX_EN_SHIFT 2 >> +#define SENINF1_CSI2_HSRX_DBG_DATA_LANE2_HSRX_EN_MASK (0x1 << 2) >> +#define SENINF1_CSI2_HSRX_DBG_DATA_LANE3_HSRX_EN_SHIFT 3 >> +#define SENINF1_CSI2_HSRX_DBG_DATA_LANE3_HSRX_EN_MASK (0x1 << 3) >> +#define SENINF1_CSI2_HSRX_DBG_CLOCK_LANE_HSRX_EN_SHIFT 4 >> +#define SENINF1_CSI2_HSRX_DBG_CLOCK_LANE_HSRX_EN_MASK (0x1 << 4) >> +#define SENINF1_CSI2_DI 0x0A3C >> +#define SENINF1_CSI2_DI_VC0_SHIFT 0 >> +#define SENINF1_CSI2_DI_VC0_MASK (0x3 << 0) >> +#define SENINF1_CSI2_DI_DT0_SHIFT 2 >> +#define SENINF1_CSI2_DI_DT0_MASK (0x3f << 2) >> +#define SENINF1_CSI2_DI_VC1_SHIFT 8 >> +#define SENINF1_CSI2_DI_VC1_MASK (0x3 << 8) >> +#define SENINF1_CSI2_DI_DT1_SHIFT 10 >> +#define SENINF1_CSI2_DI_DT1_MASK (0x3f << 10) >> +#define SENINF1_CSI2_DI_VC2_SHIFT 16 >> +#define SENINF1_CSI2_DI_VC2_MASK (0x3 << 16) >> +#define SENINF1_CSI2_DI_DT2_SHIFT 18 >> +#define SENINF1_CSI2_DI_DT2_MASK (0x3f << 18) >> +#define SENINF1_CSI2_DI_VC3_SHIFT 24 >> +#define SENINF1_CSI2_DI_VC3_MASK (0x3 << 24) >> +#define SENINF1_CSI2_DI_DT3_SHIFT 26 >> +#define SENINF1_CSI2_DI_DT3_MASK (0x3f << 26) >> +#define SENINF1_CSI2_HS_TRAIL 0x0A40 >> +#define SENINF1_CSI2_HS_TRAIL_HS_TRAIL_PARAMETER_SHIFT 0 >> +#define SENINF1_CSI2_HS_TRAIL_HS_TRAIL_PARAMETER_MASK (0xff << 0) >> +#define SENINF1_CSI2_DI_CTRL 0x0A44 >> +#define SENINF1_CSI2_DI_CTRL_VC0_INTERLEAVING_SHIFT 0 >> +#define SENINF1_CSI2_DI_CTRL_VC0_INTERLEAVING_MASK (0x1 << 0) >> +#define SENINF1_CSI2_DI_CTRL_DT0_INTERLEAVING_SHIFT 1 >> +#define SENINF1_CSI2_DI_CTRL_DT0_INTERLEAVING_MASK (0x3 << 1) >> +#define SENINF1_CSI2_DI_CTRL_VC1_INTERLEAVING_SHIFT 8 >> +#define SENINF1_CSI2_DI_CTRL_VC1_INTERLEAVING_MASK (0x1 << 8) >> +#define SENINF1_CSI2_DI_CTRL_DT1_INTERLEAVING_SHIFT 9 >> +#define SENINF1_CSI2_DI_CTRL_DT1_INTERLEAVING_MASK (0x3 << 9) >> +#define SENINF1_CSI2_DI_CTRL_VC2_INTERLEAVING_SHIFT 16 >> +#define SENINF1_CSI2_DI_CTRL_VC2_INTERLEAVING_MASK (0x1 << 16) >> +#define SENINF1_CSI2_DI_CTRL_DT2_INTERLEAVING_SHIFT 17 >> +#define SENINF1_CSI2_DI_CTRL_DT2_INTERLEAVING_MASK (0x3 << 17) >> +#define SENINF1_CSI2_DI_CTRL_VC3_INTERLEAVING_SHIFT 24 >> +#define SENINF1_CSI2_DI_CTRL_VC3_INTERLEAVING_MASK (0x1 << 24) >> +#define SENINF1_CSI2_DI_CTRL_DT3_INTERLEAVING_SHIFT 25 >> +#define SENINF1_CSI2_DI_CTRL_DT3_INTERLEAVING_MASK (0x3 << 25) >> +#define SENINF1_CSI2_DETECT_CON1 0x0A4C >> +#define SENINF1_CSI2_DETECT_CON1_DETECT_SYNC_DISABLE_SHIFT 0 >> +#define SENINF1_CSI2_DETECT_CON1_DETECT_SYNC_DISABLE_MASK (0x1 << 0) >> +#define SENINF1_CSI2_DETECT_CON1_DETECT_SYNC_MASK_SHIFT 1 >> +#define SENINF1_CSI2_DETECT_CON1_DETECT_SYNC_MASK_MASK (0x7f << 1) >> +#define SENINF1_CSI2_DETECT_CON1_SYNC_WORD_SHIFT 8 >> +#define SENINF1_CSI2_DETECT_CON1_SYNC_WORD_MASK (0x1fffff << 8) >> +#define SENINF1_CSI2_DETECT_CON2 0x0A50 >> +#define SENINF1_CSI2_DETECT_CON2_DETECT_ESCAPE_DISABLE_SHIFT 0 >> +#define SENINF1_CSI2_DETECT_CON2_DETECT_ESCAPE_DISABLE_MASK (0x1 << 0) >> +#define SENINF1_CSI2_DETECT_CON2_DETECT_ESCAPE_MASK_SHIFT 1 >> +#define SENINF1_CSI2_DETECT_CON2_DETECT_ESCAPE_MASK_MASK (0x7f << 1) >> +#define SENINF1_CSI2_DETECT_CON2_ESCAPE_WORD_SHIFT 8 >> +#define SENINF1_CSI2_DETECT_CON2_ESCAPE_WORD_MASK (0x1fffff << 8) >> +#define SENINF1_CSI2_DETECT_CON3 0x0A54 >> +#define SENINF1_CSI2_DETECT_CON3_DETECT_POST_DISABLE_SHIFT 0 >> +#define SENINF1_CSI2_DETECT_CON3_DETECT_POST_DISABLE_MASK (0x1 << 0) >> +#define SENINF1_CSI2_DETECT_CON3_DETECT_POST_MASK_SHIFT 1 >> +#define SENINF1_CSI2_DETECT_CON3_DETECT_POST_MASK_MASK (0x7f << 1) >> +#define SENINF1_CSI2_DETECT_CON3_POST_WORD_SHIFT 8 >> +#define SENINF1_CSI2_DETECT_CON3_POST_WORD_MASK (0x1fffff << 8) >> +#define SENINF1_CSI2_RLR0_CON0 0x0A58 >> +#define SENINF1_CSI2_RLR0_CON0_RLR0_PRBS_PATTERN_SEL_SHIFT 0 >> +#define SENINF1_CSI2_RLR0_CON0_RLR0_PRBS_PATTERN_SEL_MASK (0xff << 0) >> +#define SENINF1_CSI2_RLR0_CON0_RLR0_PRBS_SEED_0_SHIFT 8 >> +#define SENINF1_CSI2_RLR0_CON0_RLR0_PRBS_SEED_0_MASK (0xff << 8) >> +#define SENINF1_CSI2_RLR0_CON0_RLR0_PRBS_SEED_1_SHIFT 16 >> +#define SENINF1_CSI2_RLR0_CON0_RLR0_PRBS_SEED_1_MASK (0xff << 16) >> +#define SENINF1_CSI2_RLR0_CON0_RLR0_PRBS_SEED_2_SHIFT 24 >> +#define SENINF1_CSI2_RLR0_CON0_RLR0_PRBS_SEED_2_MASK (0xff << 24) >> +#define SENINF1_CSI2_RLR1_CON0 0x0A5C >> +#define SENINF1_CSI2_RLR1_CON0_RLR1_PRBS_PATTERN_SEL_SHIFT 0 >> +#define SENINF1_CSI2_RLR1_CON0_RLR1_PRBS_PATTERN_SEL_MASK (0xff << 0) >> +#define SENINF1_CSI2_RLR1_CON0_RLR1_PRBS_SEED_0_SHIFT 8 >> +#define SENINF1_CSI2_RLR1_CON0_RLR1_PRBS_SEED_0_MASK (0xff << 8) >> +#define SENINF1_CSI2_RLR1_CON0_RLR1_PRBS_SEED_1_SHIFT 16 >> +#define SENINF1_CSI2_RLR1_CON0_RLR1_PRBS_SEED_1_MASK (0xff << 16) >> +#define SENINF1_CSI2_RLR1_CON0_RLR1_PRBS_SEED_2_SHIFT 24 >> +#define SENINF1_CSI2_RLR1_CON0_RLR1_PRBS_SEED_2_MASK (0xff << 24) >> +#define SENINF1_CSI2_RLR2_CON0 0x0A60 >> +#define SENINF1_CSI2_RLR2_CON0_RLR2_PRBS_PATTERN_SEL_SHIFT 0 >> +#define SENINF1_CSI2_RLR2_CON0_RLR2_PRBS_PATTERN_SEL_MASK (0xff << 0) >> +#define SENINF1_CSI2_RLR2_CON0_RLR2_PRBS_SEED_0_SHIFT 8 >> +#define SENINF1_CSI2_RLR2_CON0_RLR2_PRBS_SEED_0_MASK (0xff << 8) >> +#define SENINF1_CSI2_RLR2_CON0_RLR2_PRBS_SEED_1_SHIFT 16 >> +#define SENINF1_CSI2_RLR2_CON0_RLR2_PRBS_SEED_1_MASK (0xff << 16) >> +#define SENINF1_CSI2_RLR2_CON0_RLR2_PRBS_SEED_2_SHIFT 24 >> +#define SENINF1_CSI2_RLR2_CON0_RLR2_PRBS_SEED_2_MASK (0xff << 24) >> +#define SENINF1_CSI2_RLR_CON0 0x0A64 >> +#define SENINF1_CSI2_RLR_CON0_RLRN_PRBS_PATTERN_SEL_SHIFT 0 >> +#define SENINF1_CSI2_RLR_CON0_RLRN_PRBS_PATTERN_SEL_MASK (0xff << 0) >> +#define SENINF1_CSI2_RLR_CON0_RLRN_PRBS_SEED_0_SHIFT 8 >> +#define SENINF1_CSI2_RLR_CON0_RLRN_PRBS_SEED_0_MASK (0xff << 8) >> +#define SENINF1_CSI2_RLR_CON0_RLRN_PRBS_SEED_1_SHIFT 16 >> +#define SENINF1_CSI2_RLR_CON0_RLRN_PRBS_SEED_1_MASK (0xff << 16) >> +#define SENINF1_CSI2_RLR_CON0_RLRN_PRBS_SEED_2_SHIFT 24 >> +#define SENINF1_CSI2_RLR_CON0_RLRN_PRBS_SEED_2_MASK (0xff << 24) >> +#define SENINF1_CSI2_MUX_CON 0x0A68 >> +#define SENINF1_CSI2_MUX_CON_DPHY_RX_EXTERNAL_EN_SHIFT 0 >> +#define SENINF1_CSI2_MUX_CON_DPHY_RX_EXTERNAL_EN_MASK (0x1 << 0) >> +#define SENINF1_CSI2_MUX_CON_CPHY_TX_EXTERNAL_EN_SHIFT 1 >> +#define SENINF1_CSI2_MUX_CON_CPHY_TX_EXTERNAL_EN_MASK (0x1 << 1) >> +#define SENINF1_CSI2_MUX_CON_CPHY_RX_EXTERNAL_EN_SHIFT 2 >> +#define SENINF1_CSI2_MUX_CON_CPHY_RX_EXTERNAL_EN_MASK (0x1 << 2) >> +#define SENINF1_CSI2_MUX_CON_RLR_PATTERN_DELAY_EN_SHIFT 3 >> +#define SENINF1_CSI2_MUX_CON_RLR_PATTERN_DELAY_EN_MASK (0x1 << 3) >> +#define SENINF1_CSI2_MUX_CON_POST_PACKET_IGNORE_EN_SHIFT 4 >> +#define SENINF1_CSI2_MUX_CON_POST_PACKET_IGNORE_EN_MASK (0x1 << 4) >> +#define SENINF1_CSI2_DETECT_DBG0 0x0A6C >> +#define SENINF1_CSI2_DETECT_DBG0_DETECT_SYNC_LANE0_ST_SHIFT 0 >> +#define SENINF1_CSI2_DETECT_DBG0_DETECT_SYNC_LANE0_ST_MASK (0x1 << 0) >> +#define SENINF1_CSI2_DETECT_DBG0_DETECT_ESCAPE_LANE0_ST_SHIFT 1 >> +#define SENINF1_CSI2_DETECT_DBG0_DETECT_ESCAPE_LANE0_ST_MASK (0x1 << 1) >> +#define SENINF1_CSI2_DETECT_DBG0_DETECT_POST_LANE0_ST_SHIFT 2 >> +#define SENINF1_CSI2_DETECT_DBG0_DETECT_POST_LANE0_ST_MASK (0x1 << 2) >> +#define SENINF1_CSI2_DETECT_DBG0_POSITION_SYNC_LANE0_ST_SHIFT 3 >> +#define SENINF1_CSI2_DETECT_DBG0_POSITION_SYNC_LANE0_ST_MASK (0xf << 3) >> +#define SENINF1_CSI2_DETECT_DBG0_POSITION_ESCAPE_LANE0_ST_SHIFT 7 >> +#define SENINF1_CSI2_DETECT_DBG0_POSITION_ESCAPE_LANE0_ST_MASK (0xf << 7) >> +#define SENINF1_CSI2_DETECT_DBG0_DETECT_SYNC_LANE1_ST_SHIFT 12 >> +#define SENINF1_CSI2_DETECT_DBG0_DETECT_SYNC_LANE1_ST_MASK (0x1 << 12) >> +#define SENINF1_CSI2_DETECT_DBG0_DETECT_ESCAPE_LANE1_ST_SHIFT 13 >> +#define SENINF1_CSI2_DETECT_DBG0_DETECT_ESCAPE_LANE1_ST_MASK (0x1 << 13) >> +#define SENINF1_CSI2_DETECT_DBG0_DETECT_POST_LANE1_ST_SHIFT 14 >> +#define SENINF1_CSI2_DETECT_DBG0_DETECT_POST_LANE1_ST_MASK (0x1 << 14) >> +#define SENINF1_CSI2_DETECT_DBG0_POSITION_SYNC_LANE1_ST_SHIFT 15 >> +#define SENINF1_CSI2_DETECT_DBG0_POSITION_SYNC_LANE1_ST_MASK (0xf << 15) >> +#define SENINF1_CSI2_DETECT_DBG0_POSITION_ESCAPE_LANE1_ST_SHIFT 19 >> +#define SENINF1_CSI2_DETECT_DBG0_POSITION_ESCAPE_LANE1_ST_MASK (0xf << 19) >> +#define SENINF1_CSI2_DETECT_DBG0_DETECT_SYNC_LANE2_ST_SHIFT 24 >> +#define SENINF1_CSI2_DETECT_DBG0_DETECT_SYNC_LANE2_ST_MASK (0x1 << 24) >> +#define SENINF1_CSI2_DETECT_DBG0_DETECT_ESCAPE_LANE2_ST_SHIFT 25 >> +#define SENINF1_CSI2_DETECT_DBG0_DETECT_ESCAPE_LANE2_ST_MASK (0x1 << 25) >> +#define SENINF1_CSI2_DETECT_DBG0_DETECT_POST_LANE2_ST_SHIFT 26 >> +#define SENINF1_CSI2_DETECT_DBG0_DETECT_POST_LANE2_ST_MASK (0x1 << 26) >> +#define SENINF1_CSI2_DETECT_DBG0_POSITION_SYNC_LANE2_ST_SHIFT 27 >> +#define SENINF1_CSI2_DETECT_DBG0_POSITION_SYNC_LANE2_ST_MASK (0xf << 27) >> +#define SENINF1_CSI2_DETECT_DBG1 0x0A70 >> +#define SENINF1_CSI2_DETECT_DBG1_POSITION_ESCAPE_LANE2_ST_SHIFT 0 >> +#define SENINF1_CSI2_DETECT_DBG1_POSITION_ESCAPE_LANE2_ST_MASK (0xf << 0) >> +#define SENINF1_CSI2_RESYNC_MERGE_CTL 0x0A74 >> +#define SENINF1_CSI2_RESYNC_MERGE_CTL_CPHY_LANE_RESYNC_CNT_SHIFT 0 >> +#define SENINF1_CSI2_RESYNC_MERGE_CTL_CPHY_LANE_RESYNC_CNT_MASK (0x7 << 0) >> +#define SENINF1_CSI2_RESYNC_MERGE_CTL_LANE_RESYNC_FLUSH_EN_SHIFT 8 >> +#define SENINF1_CSI2_RESYNC_MERGE_CTL_LANE_RESYNC_FLUSH_EN_MASK (0x1 << 8) >> +#define SENINF1_CSI2_RESYNC_MERGE_CTL_LANE_RESYNC_DATAOUT_OPTION_SHIFT 9 >> +#define SENINF1_CSI2_RESYNC_MERGE_CTL_LANE_RESYNC_DATAOUT_OPTION_MASK (0x1 << 9) >> +#define SENINF1_CSI2_RESYNC_MERGE_CTL_BYPASS_LANE_RESYNC_SHIFT 10 >> +#define SENINF1_CSI2_RESYNC_MERGE_CTL_BYPASS_LANE_RESYNC_MASK (0x1 << 10) >> +#define SENINF1_CSI2_RESYNC_MERGE_CTL_CDPHY_SEL_SHIFT 11 >> +#define SENINF1_CSI2_RESYNC_MERGE_CTL_CDPHY_SEL_MASK (0x1 << 11) >> +#define SENINF1_CSI2_CTRL_TRIO_MUX 0x0A78 >> +#define SENINF1_CSI2_CTRL_TRIO_MUX_TRIO0_MUX_SHIFT 0 >> +#define SENINF1_CSI2_CTRL_TRIO_MUX_TRIO0_MUX_MASK (0x7 << 0) >> +#define SENINF1_CSI2_CTRL_TRIO_MUX_TRIO1_MUX_SHIFT 3 >> +#define SENINF1_CSI2_CTRL_TRIO_MUX_TRIO1_MUX_MASK (0x7 << 3) >> +#define SENINF1_CSI2_CTRL_TRIO_MUX_TRIO2_MUX_SHIFT 6 >> +#define SENINF1_CSI2_CTRL_TRIO_MUX_TRIO2_MUX_MASK (0x7 << 6) >> +#define SENINF1_CSI2_CTRL_TRIO_MUX_TRIO3_MUX_SHIFT 9 >> +#define SENINF1_CSI2_CTRL_TRIO_MUX_TRIO3_MUX_MASK (0x7 << 9) >> +#define SENINF1_CSI2_CTRL_TRIO_CON 0x0A7C >> +#define SENINF1_CSI2_CTRL_TRIO_CON_TRIO0_LPRX_EN_SHIFT 0 >> +#define SENINF1_CSI2_CTRL_TRIO_CON_TRIO0_LPRX_EN_MASK (0x1 << 0) >> +#define SENINF1_CSI2_CTRL_TRIO_CON_TRIO0_HSRX_EN_SHIFT 1 >> +#define SENINF1_CSI2_CTRL_TRIO_CON_TRIO0_HSRX_EN_MASK (0x1 << 1) >> +#define SENINF1_CSI2_CTRL_TRIO_CON_TRIO1_LPRX_EN_SHIFT 2 >> +#define SENINF1_CSI2_CTRL_TRIO_CON_TRIO1_LPRX_EN_MASK (0x1 << 2) >> +#define SENINF1_CSI2_CTRL_TRIO_CON_TRIO1_HSRX_EN_SHIFT 3 >> +#define SENINF1_CSI2_CTRL_TRIO_CON_TRIO1_HSRX_EN_MASK (0x1 << 3) >> +#define SENINF1_CSI2_CTRL_TRIO_CON_TRIO2_LPRX_EN_SHIFT 4 >> +#define SENINF1_CSI2_CTRL_TRIO_CON_TRIO2_LPRX_EN_MASK (0x1 << 4) >> +#define SENINF1_CSI2_CTRL_TRIO_CON_TRIO2_HSRX_EN_SHIFT 5 >> +#define SENINF1_CSI2_CTRL_TRIO_CON_TRIO2_HSRX_EN_MASK (0x1 << 5) >> +#define SENINF1_CSI2_CTRL_TRIO_CON_TRIO3_LPRX_EN_SHIFT 6 >> +#define SENINF1_CSI2_CTRL_TRIO_CON_TRIO3_LPRX_EN_MASK (0x1 << 6) >> +#define SENINF1_CSI2_CTRL_TRIO_CON_TRIO3_HSRX_EN_SHIFT 7 >> +#define SENINF1_CSI2_CTRL_TRIO_CON_TRIO3_HSRX_EN_MASK (0x1 << 7) >> +#define SENINF1_FIX_ADDR_CPHY0_DBG 0x0A80 >> +#define SENINF1_FIX_ADDR_CPHY0_DBG_ERROR_COUNT_CPHY0_SHIFT 16 >> +#define SENINF1_FIX_ADDR_CPHY0_DBG_ERROR_COUNT_CPHY0_MASK (0xff << 16) >> +#define SENINF1_FIX_ADDR_CPHY0_DBG_WORD_COUNT_OVER_FLOAT_CPHY0_SHIFT 24 >> +#define SENINF1_FIX_ADDR_CPHY0_DBG_WORD_COUNT_OVER_FLOAT_CPHY0_MASK (0x1 << 24) >> +#define SENINF1_FIX_ADDR_CPHY1_DBG 0x0A84 >> +#define SENINF1_FIX_ADDR_CPHY1_DBG_ERROR_COUNT_CPHY1_SHIFT 16 >> +#define SENINF1_FIX_ADDR_CPHY1_DBG_ERROR_COUNT_CPHY1_MASK (0xff << 16) >> +#define SENINF1_FIX_ADDR_CPHY1_DBG_WORD_COUNT_OVER_FLOAT_CPHY1_SHIFT 24 >> +#define SENINF1_FIX_ADDR_CPHY1_DBG_WORD_COUNT_OVER_FLOAT_CPHY1_MASK (0x1 << 24) >> +#define SENINF1_FIX_ADDR_CPHY2_DBG 0x0A88 >> +#define SENINF1_FIX_ADDR_CPHY2_DBG_ERROR_COUNT_CPHY2_SHIFT 16 >> +#define SENINF1_FIX_ADDR_CPHY2_DBG_ERROR_COUNT_CPHY2_MASK (0xff << 16) >> +#define SENINF1_FIX_ADDR_CPHY2_DBG_WORD_COUNT_OVER_FLOAT_CPHY2_SHIFT 24 >> +#define SENINF1_FIX_ADDR_CPHY2_DBG_WORD_COUNT_OVER_FLOAT_CPHY2_MASK (0x1 << 24) >> +#define SENINF1_FIX_ADDR_DBG 0x0A8C >> +#define SENINF1_FIX_ADDR_DBG_ERROR_COUNT_SHIFT 16 >> +#define SENINF1_FIX_ADDR_DBG_ERROR_COUNT_MASK (0xff << 16) >> +#define SENINF1_FIX_ADDR_DBG_WORD_COUNT_OVER_FLOAT_SHIFT 24 >> +#define SENINF1_FIX_ADDR_DBG_WORD_COUNT_OVER_FLOAT_MASK (0x1 << 24) >> +#define SENINF1_WIRE_STATE_DECODE_CPHY0_DBG0 0x0A90 >> +#define SENINF1_WIRE_STATE_DECODE_CPHY0_DBG0_SYMBOL_STREAM0_CPHY0_SHIFT 0 >> +#define SENINF1_WIRE_STATE_DECODE_CPHY0_DBG0_SYMBOL_STREAM0_CPHY0_MASK \ >> +(0xffffffff << 0) >> +#define SENINF1_WIRE_STATE_DECODE_CPHY0_DBG1 0x0A94 >> +#define SENINF1_WIRE_STATE_DECODE_CPHY0_DBG1_SYMBOL_STREAM1_CPHY0_SHIFT 0 >> +#define SENINF1_WIRE_STATE_DECODE_CPHY0_DBG1_SYMBOL_STREAM1_CPHY0_MASK \ >> +(0x3ff << 0) >> +#define SENINF1_WIRE_STATE_DECODE_CPHY0_DBG1_SYMBOL_STREAM_VALID_CPHY0_SHIFT 10 >> +#define SENINF1_WIRE_STATE_DECODE_CPHY0_DBG1_SYMBOL_STREAM_VALID_CPHY0_MASK \ >> +(0x1 << 10) >> +#define SENINF1_WIRE_STATE_DECODE_CPHY1_DBG0 0x0A98 >> +#define SENINF1_WIRE_STATE_DECODE_CPHY1_DBG0_SYMBOL_STREAM0_CPHY1_SHIFT 0 >> +#define SENINF1_WIRE_STATE_DECODE_CPHY1_DBG0_SYMBOL_STREAM0_CPHY1_MASK \ >> +(0xffffffff << 0) >> +#define SENINF1_WIRE_STATE_DECODE_CPHY1_DBG1 0x0A9C >> +#define SENINF1_WIRE_STATE_DECODE_CPHY1_DBG1_SYMBOL_STREAM1_CPHY1_SHIFT 0 >> +#define SENINF1_WIRE_STATE_DECODE_CPHY1_DBG1_SYMBOL_STREAM1_CPHY1_MASK \ >> +(0x3ff << 0) >> +#define SENINF1_WIRE_STATE_DECODE_CPHY1_DBG1_SYMBOL_STREAM_VALID_CPHY1_SHIFT 10 >> +#define SENINF1_WIRE_STATE_DECODE_CPHY1_DBG1_SYMBOL_STREAM_VALID_CPHY1_MASK \ >> +(0x1 << 10) >> +#define SENINF1_WIRE_STATE_DECODE_CPHY2_DBG0 0x0AA0 >> +#define SENINF1_WIRE_STATE_DECODE_CPHY2_DBG0_SYMBOL_STREAM0_CPHY2_SHIFT 0 >> +#define SENINF1_WIRE_STATE_DECODE_CPHY2_DBG0_SYMBOL_STREAM0_CPHY2_MASK \ >> +(0xffffffff << 0) >> +#define SENINF1_WIRE_STATE_DECODE_CPHY2_DBG1 0x0AA4 >> +#define SENINF1_WIRE_STATE_DECODE_CPHY2_DBG1_SYMBOL_STREAM1_CPHY2_SHIFT 0 >> +#define SENINF1_WIRE_STATE_DECODE_CPHY2_DBG1_SYMBOL_STREAM1_CPHY2_MASK \ >> +(0x3ff << 0) >> +#define SENINF1_WIRE_STATE_DECODE_CPHY2_DBG1_SYMBOL_STREAM_VALID_CPHY2_SHIFT 10 >> +#define SENINF1_WIRE_STATE_DECODE_CPHY2_DBG1_SYMBOL_STREAM_VALID_CPHY2_MASK \ >> +(0x1 << 10) >> +#define SENINF1_SYNC_RESYNC_CTL 0x0AA8 >> +#define SENINF1_SYNC_RESYNC_CTL_SYNC_DETECTION_SEL_SHIFT 0 >> +#define SENINF1_SYNC_RESYNC_CTL_SYNC_DETECTION_SEL_MASK (0x7 << 0) >> +#define SENINF1_SYNC_RESYNC_CTL_FLUSH_VALID_SHIFT 3 >> +#define SENINF1_SYNC_RESYNC_CTL_FLUSH_VALID_MASK (0x1 << 3) >> +#define SENINF1_POST_DETECT_CTL 0x0AAC >> +#define SENINF1_POST_DETECT_CTL_POST_DETECT_DISABLE_SHIFT 0 >> +#define SENINF1_POST_DETECT_CTL_POST_DETECT_DISABLE_MASK (0x1 << 0) >> +#define SENINF1_POST_DETECT_CTL_POST_EN_SHIFT 1 >> +#define SENINF1_POST_DETECT_CTL_POST_EN_MASK (0x1 << 1) >> +#define SENINF1_WIRE_STATE_DECODE_CONFIG 0x0AB0 >> +#define SENINF1_WIRE_STATE_DECODE_CONFIG_INIT_STATE_DECODE_SHIFT 0 >> +#define SENINF1_WIRE_STATE_DECODE_CONFIG_INIT_STATE_DECODE_MASK (0x7 << 0) >> +#define SENINF1_CSI2_CPHY_LNRD_FSM 0x0AB4 >> +#define SENINF1_CSI2_CPHY_LNRD_FSM_TRIO0_RX_FSM_SHIFT 8 >> +#define SENINF1_CSI2_CPHY_LNRD_FSM_TRIO0_RX_FSM_MASK (0x7f << 8) >> +#define SENINF1_CSI2_CPHY_LNRD_FSM_TRIO1_RX_FSM_SHIFT 16 >> +#define SENINF1_CSI2_CPHY_LNRD_FSM_TRIO1_RX_FSM_MASK (0x7f << 16) >> +#define SENINF1_CSI2_CPHY_LNRD_FSM_TRIO2_RX_FSM_SHIFT 24 >> +#define SENINF1_CSI2_CPHY_LNRD_FSM_TRIO2_RX_FSM_MASK (0x7f << 24) >> +#define SENINF1_FIX_ADDR_CPHY0_DBG0 0x0AB8 >> +#define SENINF1_FIX_ADDR_CPHY0_DBG0_WORD_COUNT_CPHY0_DBG0_SHIFT 0 >> +#define SENINF1_FIX_ADDR_CPHY0_DBG0_WORD_COUNT_CPHY0_DBG0_MASK \ >> +(0xffffffff << 0) >> +#define SENINF1_FIX_ADDR_CPHY0_DBG1 0x0ABC >> +#define SENINF1_FIX_ADDR_CPHY0_DBG1_WORD_COUNT_CPHY0_DBG1_SHIFT 0 >> +#define SENINF1_FIX_ADDR_CPHY0_DBG1_WORD_COUNT_CPHY0_DBG1_MASK (0xffff << 0) >> +#define SENINF1_FIX_ADDR_CPHY0_DBG1_ERROR_RECORD_CPHY0_DBG0_SHIFT 16 >> +#define SENINF1_FIX_ADDR_CPHY0_DBG1_ERROR_RECORD_CPHY0_DBG0_MASK \ >> +(0xffff << 16) >> +#define SENINF1_FIX_ADDR_CPHY0_DBG2 0x0AC0 >> +#define SENINF1_FIX_ADDR_CPHY0_DBG2_ERROR_RECORD_CPHY0_DBG1_SHIFT 0 >> +#define SENINF1_FIX_ADDR_CPHY0_DBG2_ERROR_RECORD_CPHY0_DBG1_MASK \ >> +(0xffffffff << 0) >> +#define SENINF1_FIX_ADDR_CPHY1_DBG0 0x0AC4 >> +#define SENINF1_FIX_ADDR_CPHY1_DBG0_WORD_COUNT_CPHY1_DBG0_SHIFT 0 >> +#define SENINF1_FIX_ADDR_CPHY1_DBG0_WORD_COUNT_CPHY1_DBG0_MASK \ >> +(0xffffffff << 0) >> +#define SENINF1_FIX_ADDR_CPHY1_DBG1 0x0AC8 >> +#define SENINF1_FIX_ADDR_CPHY1_DBG1_WORD_COUNT_CPHY1_DBG1_SHIFT 0 >> +#define SENINF1_FIX_ADDR_CPHY1_DBG1_WORD_COUNT_CPHY1_DBG1_MASK (0xffff << 0) >> +#define SENINF1_FIX_ADDR_CPHY1_DBG1_ERROR_RECORD_CPHY1_DBG0_SHIFT 16 >> +#define SENINF1_FIX_ADDR_CPHY1_DBG1_ERROR_RECORD_CPHY1_DBG0_MASK (0xffff << 16) >> +#define SENINF1_FIX_ADDR_CPHY1_DBG2 0x0ACC >> +#define SENINF1_FIX_ADDR_CPHY1_DBG2_ERROR_RECORD_CPHY1_DBG1_SHIFT 0 >> +#define SENINF1_FIX_ADDR_CPHY1_DBG2_ERROR_RECORD_CPHY1_DBG1_MASK \ >> +(0xffffffff << 0) >> +#define SENINF1_FIX_ADDR_CPHY2_DBG0 0x0AD0 >> +#define SENINF1_FIX_ADDR_CPHY2_DBG0_WORD_COUNT_CPHY2_DBG0_SHIFT 0 >> +#define SENINF1_FIX_ADDR_CPHY2_DBG0_WORD_COUNT_CPHY2_DBG0_MASK \ >> +(0xffffffff << 0) >> +#define SENINF1_FIX_ADDR_CPHY2_DBG1 0x0AD4 >> +#define SENINF1_FIX_ADDR_CPHY2_DBG1_WORD_COUNT_CPHY2_DBG1_SHIFT 0 >> +#define SENINF1_FIX_ADDR_CPHY2_DBG1_WORD_COUNT_CPHY2_DBG1_MASK \ >> +(0xffff << 0) >> +#define SENINF1_FIX_ADDR_CPHY2_DBG1_ERROR_RECORD_CPHY2_DBG0_SHIFT 16 >> +#define SENINF1_FIX_ADDR_CPHY2_DBG1_ERROR_RECORD_CPHY2_DBG0_MASK \ >> +(0xffff << 16) >> +#define SENINF1_FIX_ADDR_CPHY2_DBG2 0x0AD8 >> +#define SENINF1_FIX_ADDR_CPHY2_DBG2_ERROR_RECORD_CPHY2_DBG1_SHIFT 0 >> +#define SENINF1_FIX_ADDR_CPHY2_DBG2_ERROR_RECORD_CPHY2_DBG1_MASK \ >> +(0xffffffff << 0) >> +#define SENINF1_FIX_ADDR_DBG0 0x0ADC >> +#define SENINF1_FIX_ADDR_DBG0_WORD_COUNT_DBG0_SHIFT 0 >> +#define SENINF1_FIX_ADDR_DBG0_WORD_COUNT_DBG0_MASK (0xffffffff << 0) >> +#define SENINF1_FIX_ADDR_DBG1 0x0AE0 >> +#define SENINF1_FIX_ADDR_DBG1_WORD_COUNT_DBG1_SHIFT 0 >> +#define SENINF1_FIX_ADDR_DBG1_WORD_COUNT_DBG1_MASK (0xffff << 0) >> +#define SENINF1_FIX_ADDR_DBG1_ERROR_RECORD_DBG0_SHIFT 16 >> +#define SENINF1_FIX_ADDR_DBG1_ERROR_RECORD_DBG0_MASK (0xffff << 16) >> +#define SENINF1_FIX_ADDR_DBG2 0x0AE4 >> +#define SENINF1_FIX_ADDR_DBG2_ERROR_RECORD_DBG1_SHIFT 0 >> +#define SENINF1_FIX_ADDR_DBG2_ERROR_RECORD_DBG1_MASK (0xffffffff << 0) >> +#define SENINF1_CSI2_MODE 0x0AE8 >> +#define SENINF1_CSI2_MODE_CSR_CSI2_MODE_SHIFT 0 >> +#define SENINF1_CSI2_MODE_CSR_CSI2_MODE_MASK (0xff << 0) >> +#define SENINF1_CSI2_MODE_CSR_CSI2_HEADER_LEN_SHIFT 8 >> +#define SENINF1_CSI2_MODE_CSR_CSI2_HEADER_LEN_MASK (0x7 << 8) >> +#define SENINF1_CSI2_MODE_CSR_CPHY_DI_POS_SHIFT 16 >> +#define SENINF1_CSI2_MODE_CSR_CPHY_DI_POS_MASK (0xff << 16) >> +#define SENINF1_CSI2_MODE_CSR_CPHY_WC_POS_SHIFT 24 >> +#define SENINF1_CSI2_MODE_CSR_CPHY_WC_POS_MASK (0xff << 24) >> +#define SENINF1_CSI2_DI_EXT 0x0AF0 >> +#define SENINF1_CSI2_DI_EXT_VC4_SHIFT 0 >> +#define SENINF1_CSI2_DI_EXT_VC4_MASK (0x3 << 0) >> +#define SENINF1_CSI2_DI_EXT_DT4_SHIFT 2 >> +#define SENINF1_CSI2_DI_EXT_DT4_MASK (0x3f << 2) >> +#define SENINF1_CSI2_DI_EXT_VC5_SHIFT 8 >> +#define SENINF1_CSI2_DI_EXT_VC5_MASK (0x3 << 8) >> +#define SENINF1_CSI2_DI_EXT_DT5_SHIFT 10 >> +#define SENINF1_CSI2_DI_EXT_DT5_MASK (0x3f << 10) >> +#define SENINF1_CSI2_DI_CTRL_EXT 0x0AF4 >> +#define SENINF1_CSI2_DI_CTRL_EXT_VC4_INTERLEAVING_SHIFT 0 >> +#define SENINF1_CSI2_DI_CTRL_EXT_VC4_INTERLEAVING_MASK (0x1 << 0) >> +#define SENINF1_CSI2_DI_CTRL_EXT_DT4_INTERLEAVING_SHIFT 1 >> +#define SENINF1_CSI2_DI_CTRL_EXT_DT4_INTERLEAVING_MASK (0x3 << 1) >> +#define SENINF1_CSI2_DI_CTRL_EXT_VC5_INTERLEAVING_SHIFT 8 >> +#define SENINF1_CSI2_DI_CTRL_EXT_VC5_INTERLEAVING_MASK (0x1 << 8) >> +#define SENINF1_CSI2_DI_CTRL_EXT_DT5_INTERLEAVING_SHIFT 9 >> +#define SENINF1_CSI2_DI_CTRL_EXT_DT5_INTERLEAVING_MASK (0x3 << 9) >> +#define SENINF1_CSI2_CPHY_LOOPBACK 0x0AF8 >> +#define SENINF1_CSI2_CPHY_LOOPBACK_TRIGGER_SYNC_INIT_SHIFT 0 >> +#define SENINF1_CSI2_CPHY_LOOPBACK_TRIGGER_SYNC_INIT_MASK (0x1 << 0) >> +#define SENINF1_CSI2_CPHY_LOOPBACK_RELEASE_SYNC_INIT_SHIFT 1 >> +#define SENINF1_CSI2_CPHY_LOOPBACK_RELEASE_SYNC_INIT_MASK (0x1 << 1) >> +#define SENINF1_CSI2_PROGSEQ_0 0x0B00 >> +#define SENINF1_CSI2_PROGSEQ_0_PROGSEQ_S0_SHIFT 0 >> +#define SENINF1_CSI2_PROGSEQ_0_PROGSEQ_S0_MASK (0x7 << 0) >> +#define SENINF1_CSI2_PROGSEQ_0_PROGSEQ_S1_SHIFT 4 >> +#define SENINF1_CSI2_PROGSEQ_0_PROGSEQ_S1_MASK (0x7 << 4) >> +#define SENINF1_CSI2_PROGSEQ_0_PROGSEQ_S2_SHIFT 8 >> +#define SENINF1_CSI2_PROGSEQ_0_PROGSEQ_S2_MASK (0x7 << 8) >> +#define SENINF1_CSI2_PROGSEQ_0_PROGSEQ_S3_SHIFT 12 >> +#define SENINF1_CSI2_PROGSEQ_0_PROGSEQ_S3_MASK (0x7 << 12) >> +#define SENINF1_CSI2_PROGSEQ_0_PROGSEQ_S4_SHIFT 16 >> +#define SENINF1_CSI2_PROGSEQ_0_PROGSEQ_S4_MASK (0x7 << 16) >> +#define SENINF1_CSI2_PROGSEQ_0_PROGSEQ_S5_SHIFT 20 >> +#define SENINF1_CSI2_PROGSEQ_0_PROGSEQ_S5_MASK (0x7 << 20) >> +#define SENINF1_CSI2_PROGSEQ_0_PROGSEQ_S6_SHIFT 24 >> +#define SENINF1_CSI2_PROGSEQ_0_PROGSEQ_S6_MASK (0x7 << 24) >> +#define SENINF1_CSI2_PROGSEQ_0_PROGSEQ_S7_SHIFT 28 >> +#define SENINF1_CSI2_PROGSEQ_0_PROGSEQ_S7_MASK (0x7 << 28) >> +#define SENINF1_CSI2_PROGSEQ_1 0x0B04 >> +#define SENINF1_CSI2_PROGSEQ_1_PROGSEQ_S8_SHIFT 0 >> +#define SENINF1_CSI2_PROGSEQ_1_PROGSEQ_S8_MASK (0x7 << 0) >> +#define SENINF1_CSI2_PROGSEQ_1_PROGSEQ_S9_SHIFT 4 >> +#define SENINF1_CSI2_PROGSEQ_1_PROGSEQ_S9_MASK (0x7 << 4) >> +#define SENINF1_CSI2_PROGSEQ_1_PROGSEQ_S10_SHIFT 8 >> +#define SENINF1_CSI2_PROGSEQ_1_PROGSEQ_S10_MASK (0x7 << 8) >> +#define SENINF1_CSI2_PROGSEQ_1_PROGSEQ_S11_SHIFT 12 >> +#define SENINF1_CSI2_PROGSEQ_1_PROGSEQ_S11_MASK (0x7 << 12) >> +#define SENINF1_CSI2_PROGSEQ_1_PROGSEQ_S12_SHIFT 16 >> +#define SENINF1_CSI2_PROGSEQ_1_PROGSEQ_S12_MASK (0x7 << 16) >> +#define SENINF1_CSI2_PROGSEQ_1_PROGSEQ_S13_SHIFT 20 >> +#define SENINF1_CSI2_PROGSEQ_1_PROGSEQ_S13_MASK (0x7 << 20) >> +#define SENINF1_CSI2_INT_EN_EXT 0x0B10 >> +#define SENINF1_CSI2_INT_EN_EXT_DPHY0_RESYNC_FIFO_OVERFLOW_SHIFT 1 >> +#define SENINF1_CSI2_INT_EN_EXT_DPHY0_RESYNC_FIFO_OVERFLOW_MASK (0x1 << 1) >> +#define SENINF1_CSI2_INT_EN_EXT_DPHY1_RESYNC_FIFO_OVERFLOW_SHIFT 2 >> +#define SENINF1_CSI2_INT_EN_EXT_DPHY1_RESYNC_FIFO_OVERFLOW_MASK (0x1 << 2) >> +#define SENINF1_CSI2_INT_EN_EXT_DPHY2_RESYNC_FIFO_OVERFLOW_SHIFT 3 >> +#define SENINF1_CSI2_INT_EN_EXT_DPHY2_RESYNC_FIFO_OVERFLOW_MASK (0x1 << 3) >> +#define SENINF1_CSI2_INT_EN_EXT_DPHY3_RESYNC_FIFO_OVERFLOW_SHIFT 4 >> +#define SENINF1_CSI2_INT_EN_EXT_DPHY3_RESYNC_FIFO_OVERFLOW_MASK (0x1 << 4) >> +#define SENINF1_CSI2_INT_EN_EXT_ERR_SOT_SYNC_HS_TRIO0_SHIFT 8 >> +#define SENINF1_CSI2_INT_EN_EXT_ERR_SOT_SYNC_HS_TRIO0_MASK (0x1 << 8) >> +#define SENINF1_CSI2_INT_EN_EXT_ERR_SOT_SYNC_HS_TRIO1_SHIFT 9 >> +#define SENINF1_CSI2_INT_EN_EXT_ERR_SOT_SYNC_HS_TRIO1_MASK (0x1 << 9) >> +#define SENINF1_CSI2_INT_EN_EXT_ERR_SOT_SYNC_HS_TRIO2_SHIFT 10 >> +#define SENINF1_CSI2_INT_EN_EXT_ERR_SOT_SYNC_HS_TRIO2_MASK (0x1 << 10) >> +#define SENINF1_CSI2_INT_EN_EXT_ERR_SOT_SYNC_HS_TRIO3_SHIFT 11 >> +#define SENINF1_CSI2_INT_EN_EXT_ERR_SOT_SYNC_HS_TRIO3_MASK (0x1 << 11) >> +#define SENINF1_CSI2_INT_EN_EXT_INT_WCLR_EN_SHIFT 31 >> +#define SENINF1_CSI2_INT_EN_EXT_INT_WCLR_EN_MASK (0x1 << 31) >> +#define SENINF1_CSI2_INT_STATUS_EXT 0x0B14 >> +#define SENINF1_CSI2_INT_STATUS_EXT_DPHY0_RESYNC_FIFO_OVERFLOW_STA_SHIFT 1 >> +#define SENINF1_CSI2_INT_STATUS_EXT_DPHY0_RESYNC_FIFO_OVERFLOW_STA_MASK \ >> +(0x1 << 1) >> +#define SENINF1_CSI2_INT_STATUS_EXT_DPHY1_RESYNC_FIFO_OVERFLOW_STA_SHIFT 2 >> +#define SENINF1_CSI2_INT_STATUS_EXT_DPHY1_RESYNC_FIFO_OVERFLOW_STA_MASK \ >> +(0x1 << 2) >> +#define SENINF1_CSI2_INT_STATUS_EXT_DPHY2_RESYNC_FIFO_OVERFLOW_STA_SHIFT 3 >> +#define SENINF1_CSI2_INT_STATUS_EXT_DPHY2_RESYNC_FIFO_OVERFLOW_STA_MASK \ >> +(0x1 << 3) >> +#define SENINF1_CSI2_INT_STATUS_EXT_DPHY3_RESYNC_FIFO_OVERFLOW_STA_SHIFT 4 >> +#define SENINF1_CSI2_INT_STATUS_EXT_DPHY3_RESYNC_FIFO_OVERFLOW_STA_MASK \ >> +(0x1 << 4) >> +#define SENINF1_CSI2_INT_STATUS_EXT_ERR_SOT_SYNC_HS_TRIO0_SHIFT 8 >> +#define SENINF1_CSI2_INT_STATUS_EXT_ERR_SOT_SYNC_HS_TRIO0_MASK (0x1 << 8) >> +#define SENINF1_CSI2_INT_STATUS_EXT_ERR_SOT_SYNC_HS_TRIO1_SHIFT 9 >> +#define SENINF1_CSI2_INT_STATUS_EXT_ERR_SOT_SYNC_HS_TRIO1_MASK (0x1 << 9) >> +#define SENINF1_CSI2_INT_STATUS_EXT_ERR_SOT_SYNC_HS_TRIO2_SHIFT 10 >> +#define SENINF1_CSI2_INT_STATUS_EXT_ERR_SOT_SYNC_HS_TRIO2_MASK (0x1 << 10) >> +#define SENINF1_CSI2_INT_STATUS_EXT_ERR_SOT_SYNC_HS_TRIO3_SHIFT 11 >> +#define SENINF1_CSI2_INT_STATUS_EXT_ERR_SOT_SYNC_HS_TRIO3_MASK (0x1 << 11) >> +#define SENINF1_CSI2_CPHY_FIX_POINT_RST 0x0B18 >> +#define SENINF1_CSI2_CPHY_FIX_POINT_RST_CPHY_FIX_POINT_RST_SHIFT 0 >> +#define SENINF1_CSI2_CPHY_FIX_POINT_RST_CPHY_FIX_POINT_RST_MASK (0x1 << 0) >> +#define SENINF1_CSI2_CPHY_FIX_POINT_RST_CPHY_FIX_POINT_RST_MODE_SHIFT 1 >> +#define SENINF1_CSI2_CPHY_FIX_POINT_RST_CPHY_FIX_POINT_RST_MODE_MASK (0x1 << 1) >> +#define SENINF1_CSI2_RLR3_CON0 0x0B1C >> +#define SENINF1_CSI2_RLR3_CON0_RLR3_PRBS_PATTERN_SEL_SHIFT 0 >> +#define SENINF1_CSI2_RLR3_CON0_RLR3_PRBS_PATTERN_SEL_MASK (0xff << 0) >> +#define SENINF1_CSI2_RLR3_CON0_RLR3_PRBS_SEED_0_SHIFT 8 >> +#define SENINF1_CSI2_RLR3_CON0_RLR3_PRBS_SEED_0_MASK (0xff << 8) >> +#define SENINF1_CSI2_RLR3_CON0_RLR3_PRBS_SEED_1_SHIFT 16 >> +#define SENINF1_CSI2_RLR3_CON0_RLR3_PRBS_SEED_1_MASK (0xff << 16) >> +#define SENINF1_CSI2_RLR3_CON0_RLR3_PRBS_SEED_2_SHIFT 24 >> +#define SENINF1_CSI2_RLR3_CON0_RLR3_PRBS_SEED_2_MASK (0xff << 24) >> +#define SENINF1_CSI2_DPHY_SYNC 0x0B20 >> +#define SENINF1_CSI2_DPHY_SYNC_SYNC_SEQ_MASK_0_SHIFT 0 >> +#define SENINF1_CSI2_DPHY_SYNC_SYNC_SEQ_MASK_0_MASK (0xffff << 0) >> +#define SENINF1_CSI2_DPHY_SYNC_SYNC_SEQ_PAT_0_SHIFT 16 >> +#define SENINF1_CSI2_DPHY_SYNC_SYNC_SEQ_PAT_0_MASK (0xffff << 16) >> +#define SENINF1_CSI2_DESKEW_SYNC 0x0B24 >> +#define SENINF1_CSI2_DESKEW_SYNC_SYNC_SEQ_MASK_1_SHIFT 0 >> +#define SENINF1_CSI2_DESKEW_SYNC_SYNC_SEQ_MASK_1_MASK (0xffff << 0) >> +#define SENINF1_CSI2_DESKEW_SYNC_SYNC_SEQ_PAT_1_SHIFT 16 >> +#define SENINF1_CSI2_DESKEW_SYNC_SYNC_SEQ_PAT_1_MASK (0xffff << 16) >> +#define SENINF1_CSI2_DETECT_DBG2 0x0B28 >> +#define SENINF1_CSI2_DETECT_DBG2_DETECT_SYNC_LANE3_ST_SHIFT 0 >> +#define SENINF1_CSI2_DETECT_DBG2_DETECT_SYNC_LANE3_ST_MASK (0x1 << 0) >> +#define SENINF1_CSI2_DETECT_DBG2_DETECT_ESCAPE_LANE3_ST_SHIFT 1 >> +#define SENINF1_CSI2_DETECT_DBG2_DETECT_ESCAPE_LANE3_ST_MASK (0x1 << 1) >> +#define SENINF1_CSI2_DETECT_DBG2_DETECT_POST_LANE3_ST_SHIFT 2 >> +#define SENINF1_CSI2_DETECT_DBG2_DETECT_POST_LANE3_ST_MASK (0x1 << 2) >> +#define SENINF1_CSI2_DETECT_DBG2_POSITION_SYNC_LANE3_ST_SHIFT 3 >> +#define SENINF1_CSI2_DETECT_DBG2_POSITION_SYNC_LANE3_ST_MASK (0xf << 3) >> +#define SENINF1_CSI2_DETECT_DBG2_POSITION_ESCAPE_LANE3_ST_SHIFT 7 >> +#define SENINF1_CSI2_DETECT_DBG2_POSITION_ESCAPE_LANE3_ST_MASK (0xf << 7) >> +#define SENINF1_FIX_ADDR_CPHY3_DBG0 0x0B30 >> +#define SENINF1_FIX_ADDR_CPHY3_DBG0_WORD_COUNT_CPHY3_DBG0_SHIFT 0 >> +#define SENINF1_FIX_ADDR_CPHY3_DBG0_WORD_COUNT_CPHY3_DBG0_MASK \ >> +(0xffffffff << 0) >> +#define SENINF1_FIX_ADDR_CPHY3_DBG1 0x0B34 >> +#define SENINF1_FIX_ADDR_CPHY3_DBG1_WORD_COUNT_CPHY3_DBG1_SHIFT 0 >> +#define SENINF1_FIX_ADDR_CPHY3_DBG1_WORD_COUNT_CPHY3_DBG1_MASK \ >> +(0xffff << 0) >> +#define SENINF1_FIX_ADDR_CPHY3_DBG1_ERROR_RECORD_CPHY3_DBG0_SHIFT 16 >> +#define SENINF1_FIX_ADDR_CPHY3_DBG1_ERROR_RECORD_CPHY3_DBG0_MASK \ >> +(0xffff << 16) >> +#define SENINF1_FIX_ADDR_CPHY3_DBG2 0x0B38 >> +#define SENINF1_FIX_ADDR_CPHY3_DBG2_ERROR_RECORD_CPHY3_DBG1_SHIFT 0 >> +#define SENINF1_FIX_ADDR_CPHY3_DBG2_ERROR_RECORD_CPHY3_DBG1_MASK \ >> +(0xffffffff << 0) >> +#define SENINF1_CSI2_DI_EXT_2 0x0B3C >> +#define SENINF1_CSI2_DI_EXT_2_VC6_SHIFT 0 >> +#define SENINF1_CSI2_DI_EXT_2_VC6_MASK (0x3 << 0) >> +#define SENINF1_CSI2_DI_EXT_2_DT6_SHIFT 2 >> +#define SENINF1_CSI2_DI_EXT_2_DT6_MASK (0x3f << 2) >> +#define SENINF1_CSI2_DI_EXT_2_VC7_SHIFT 8 >> +#define SENINF1_CSI2_DI_EXT_2_VC7_MASK (0x3 << 8) >> +#define SENINF1_CSI2_DI_EXT_2_DT7_SHIFT 10 >> +#define SENINF1_CSI2_DI_EXT_2_DT7_MASK (0x3f << 10) >> +#define SENINF1_CSI2_DI_CTRL_EXT_2 0x0B40 >> +#define SENINF1_CSI2_DI_CTRL_EXT_2_VC6_INTERLEAVING_SHIFT 0 >> +#define SENINF1_CSI2_DI_CTRL_EXT_2_VC6_INTERLEAVING_MASK (0x1 << 0) >> +#define SENINF1_CSI2_DI_CTRL_EXT_2_DT6_INTERLEAVING_SHIFT 1 >> +#define SENINF1_CSI2_DI_CTRL_EXT_2_DT6_INTERLEAVING_MASK (0x3 << 1) >> +#define SENINF1_CSI2_DI_CTRL_EXT_2_VC7_INTERLEAVING_SHIFT 8 >> +#define SENINF1_CSI2_DI_CTRL_EXT_2_VC7_INTERLEAVING_MASK (0x1 << 8) >> +#define SENINF1_CSI2_DI_CTRL_EXT_2_DT7_INTERLEAVING_SHIFT 9 >> +#define SENINF1_CSI2_DI_CTRL_EXT_2_DT7_INTERLEAVING_MASK (0x3 << 9) >> +#define SENINF1_WIRE_STATE_DECODE_CPHY3_DBG0 0x0B44 >> +#define SENINF1_WIRE_STATE_DECODE_CPHY3_DBG0_SYMBOL_STREAM0_CPHY3_SHIFT 0 >> +#define SENINF1_WIRE_STATE_DECODE_CPHY3_DBG0_SYMBOL_STREAM0_CPHY3_MASK \ >> +(0xffffffff << 0) >> +#define SENINF1_WIRE_STATE_DECODE_CPHY3_DBG1 0x0B48 >> +#define SENINF1_WIRE_STATE_DECODE_CPHY3_DBG1_SYMBOL_STREAM1_CPHY3_SHIFT 0 >> +#define SENINF1_WIRE_STATE_DECODE_CPHY3_DBG1_SYMBOL_STREAM1_CPHY3_MASK \ >> +(0x3ff << 0) >> +#define SENINF1_WIRE_STATE_DECODE_CPHY3_DBG1_SYMBOL_STREAM_VALID_CPHY3_SHIFT 10 >> +#define SENINF1_WIRE_STATE_DECODE_CPHY3_DBG1_SYMBOL_STREAM_VALID_CPHY3_MASK \ >> +(0x1 << 10) >> +#define SENINF1_MUX_CTRL 0x0D00 >> +#define SENINF1_MUX_CTRL_SENINF_MUX_SW_RST_SHIFT 0 >> +#define SENINF1_MUX_CTRL_SENINF_MUX_SW_RST_MASK (0x1 << 0) >> +#define SENINF1_MUX_CTRL_SENINF_IRQ_SW_RST_SHIFT 1 >> +#define SENINF1_MUX_CTRL_SENINF_IRQ_SW_RST_MASK (0x1 << 1) >> +#define SENINF1_MUX_CTRL_SENINF_MUX_RDY_MODE_SHIFT 4 >> +#define SENINF1_MUX_CTRL_SENINF_MUX_RDY_MODE_MASK (0x1 << 4) >> +#define SENINF1_MUX_CTRL_SENINF_MUX_RDY_VALUE_SHIFT 5 >> +#define SENINF1_MUX_CTRL_SENINF_MUX_RDY_VALUE_MASK (0x1 << 5) >> +#define SENINF1_MUX_CTRL_SENINF_HSYNC_MASK_SHIFT 7 >> +#define SENINF1_MUX_CTRL_SENINF_HSYNC_MASK_MASK (0x1 << 7) >> +#define SENINF1_MUX_CTRL_SENINF_PIX_SEL_SHIFT 8 >> +#define SENINF1_MUX_CTRL_SENINF_PIX_SEL_MASK (0x1 << 8) >> +#define SENINF1_MUX_CTRL_SENINF_VSYNC_POL_SHIFT 9 >> +#define SENINF1_MUX_CTRL_SENINF_VSYNC_POL_MASK (0x1 << 9) >> +#define SENINF1_MUX_CTRL_SENINF_HSYNC_POL_SHIFT 10 >> +#define SENINF1_MUX_CTRL_SENINF_HSYNC_POL_MASK (0x1 << 10) >> +#define SENINF1_MUX_CTRL_OVERRUN_RST_EN_SHIFT 11 >> +#define SENINF1_MUX_CTRL_OVERRUN_RST_EN_MASK (0x1 << 11) >> +#define SENINF1_MUX_CTRL_SENINF_SRC_SEL_SHIFT 12 >> +#define SENINF1_MUX_CTRL_SENINF_SRC_SEL_MASK (0xf << 12) >> +#define SENINF1_MUX_CTRL_FIFO_PUSH_EN_SHIFT 16 >> +#define SENINF1_MUX_CTRL_FIFO_PUSH_EN_MASK (0x3f << 16) >> +#define SENINF1_MUX_CTRL_FIFO_FLUSH_EN_SHIFT 22 >> +#define SENINF1_MUX_CTRL_FIFO_FLUSH_EN_MASK (0x3f << 22) >> +#define SENINF1_MUX_CTRL_FIFO_FULL_WR_EN_SHIFT 28 >> +#define SENINF1_MUX_CTRL_FIFO_FULL_WR_EN_MASK (0x3 << 28) >> +#define SENINF1_MUX_CTRL_CROP_EN_SHIFT 30 >> +#define SENINF1_MUX_CTRL_CROP_EN_MASK (0x1 << 30) >> +#define SENINF1_MUX_CTRL_SENINF_MUX_EN_SHIFT 31 >> +#define SENINF1_MUX_CTRL_SENINF_MUX_EN_MASK (0x1 << 31) >> +#define SENINF1_MUX_INTEN 0x0D04 >> +#define SENINF1_MUX_INTEN_SENINF_OVERRUN_IRQ_EN_SHIFT 0 >> +#define SENINF1_MUX_INTEN_SENINF_OVERRUN_IRQ_EN_MASK (0x1 << 0) >> +#define SENINF1_MUX_INTEN_SENINF_CRCERR_IRQ_EN_SHIFT 1 >> +#define SENINF1_MUX_INTEN_SENINF_CRCERR_IRQ_EN_MASK (0x1 << 1) >> +#define SENINF1_MUX_INTEN_SENINF_FSMERR_IRQ_EN_SHIFT 2 >> +#define SENINF1_MUX_INTEN_SENINF_FSMERR_IRQ_EN_MASK (0x1 << 2) >> +#define SENINF1_MUX_INTEN_SENINF_VSIZEERR_IRQ_EN_SHIFT 3 >> +#define SENINF1_MUX_INTEN_SENINF_VSIZEERR_IRQ_EN_MASK (0x1 << 3) >> +#define SENINF1_MUX_INTEN_SENINF_HSIZEERR_IRQ_EN_SHIFT 4 >> +#define SENINF1_MUX_INTEN_SENINF_HSIZEERR_IRQ_EN_MASK (0x1 << 4) >> +#define SENINF1_MUX_INTEN_SENINF_SENSOR_VSIZEERR_IRQ_EN_SHIFT 5 >> +#define SENINF1_MUX_INTEN_SENINF_SENSOR_VSIZEERR_IRQ_EN_MASK (0x1 << 5) >> +#define SENINF1_MUX_INTEN_SENINF_SENSOR_HSIZEERR_IRQ_EN_SHIFT 6 >> +#define SENINF1_MUX_INTEN_SENINF_SENSOR_HSIZEERR_IRQ_EN_MASK (0x1 << 6) >> +#define SENINF1_MUX_INTEN_SENINF_IRQ_CLR_SEL_SHIFT 31 >> +#define SENINF1_MUX_INTEN_SENINF_IRQ_CLR_SEL_MASK (0x1 << 31) >> +#define SENINF1_MUX_INTSTA 0x0D08 >> +#define SENINF1_MUX_INTSTA_SENINF_OVERRUN_IRQ_STA_SHIFT 0 >> +#define SENINF1_MUX_INTSTA_SENINF_OVERRUN_IRQ_STA_MASK (0x1 << 0) >> +#define SENINF1_MUX_INTSTA_SENINF_CRCERR_IRQ_STA_SHIFT 1 >> +#define SENINF1_MUX_INTSTA_SENINF_CRCERR_IRQ_STA_MASK (0x1 << 1) >> +#define SENINF1_MUX_INTSTA_SENINF_FSMERR_IRQ_STA_SHIFT 2 >> +#define SENINF1_MUX_INTSTA_SENINF_FSMERR_IRQ_STA_MASK (0x1 << 2) >> +#define SENINF1_MUX_INTSTA_SENINF_VSIZEERR_IRQ_STA_SHIFT 3 >> +#define SENINF1_MUX_INTSTA_SENINF_VSIZEERR_IRQ_STA_MASK (0x1 << 3) >> +#define SENINF1_MUX_INTSTA_SENINF_HSIZEERR_IRQ_STA_SHIFT 4 >> +#define SENINF1_MUX_INTSTA_SENINF_HSIZEERR_IRQ_STA_MASK (0x1 << 4) >> +#define SENINF1_MUX_INTSTA_SENINF_SENSOR_VSIZEERR_IRQ_STA_SHIFT 5 >> +#define SENINF1_MUX_INTSTA_SENINF_SENSOR_VSIZEERR_IRQ_STA_MASK (0x1 << 5) >> +#define SENINF1_MUX_INTSTA_SENINF_SENSOR_HSIZEERR_IRQ_STA_SHIFT 6 >> +#define SENINF1_MUX_INTSTA_SENINF_SENSOR_HSIZEERR_IRQ_STA_MASK (0x1 << 6) >> +#define SENINF1_MUX_SIZE 0x0D0C >> +#define SENINF1_MUX_SIZE_SENINF_VSIZE_SHIFT 0 >> +#define SENINF1_MUX_SIZE_SENINF_VSIZE_MASK (0xffff << 0) >> +#define SENINF1_MUX_SIZE_SENINF_HSIZE_SHIFT 16 >> +#define SENINF1_MUX_SIZE_SENINF_HSIZE_MASK (0xffff << 16) >> +#define SENINF1_MUX_DEBUG_1 0x0D10 >> +#define SENINF1_MUX_DEBUG_1_DEBUG_INFO_SHIFT 0 >> +#define SENINF1_MUX_DEBUG_1_DEBUG_INFO_MASK (0xffffffff << 0) >> +#define SENINF1_MUX_DEBUG_2 0x0D14 >> +#define SENINF1_MUX_DEBUG_2_DEBUG_INFO_SHIFT 0 >> +#define SENINF1_MUX_DEBUG_2_DEBUG_INFO_MASK (0xffffffff << 0) >> +#define SENINF1_MUX_DEBUG_3 0x0D18 >> +#define SENINF1_MUX_DEBUG_3_DEBUG_INFO_SHIFT 0 >> +#define SENINF1_MUX_DEBUG_3_DEBUG_INFO_MASK (0xffffffff << 0) >> +#define SENINF1_MUX_DEBUG_4 0x0D1C >> +#define SENINF1_MUX_DEBUG_4_DEBUG_INFO_SHIFT 0 >> +#define SENINF1_MUX_DEBUG_4_DEBUG_INFO_MASK (0xffffffff << 0) >> +#define SENINF1_MUX_DEBUG_5 0x0D20 >> +#define SENINF1_MUX_DEBUG_5_DEBUG_INFO_SHIFT 0 >> +#define SENINF1_MUX_DEBUG_5_DEBUG_INFO_MASK (0xffffffff << 0) >> +#define SENINF1_MUX_DEBUG_6 0x0D24 >> +#define SENINF1_MUX_DEBUG_6_DEBUG_INFO_SHIFT 0 >> +#define SENINF1_MUX_DEBUG_6_DEBUG_INFO_MASK (0xffffffff << 0) >> +#define SENINF1_MUX_DEBUG_7 0x0D28 >> +#define SENINF1_MUX_DEBUG_7_DEBUG_INFO_SHIFT 0 >> +#define SENINF1_MUX_DEBUG_7_DEBUG_INFO_MASK (0xffffffff << 0) >> +#define SENINF1_MUX_SPARE 0x0D2C >> +#define SENINF1_MUX_SPARE_SENINF_CRC_SEL_SHIFT 9 >> +#define SENINF1_MUX_SPARE_SENINF_CRC_SEL_MASK (0x3 << 9) >> +#define SENINF1_MUX_SPARE_SENINF_VCNT_SEL_SHIFT 11 >> +#define SENINF1_MUX_SPARE_SENINF_VCNT_SEL_MASK (0x3 << 11) >> +#define SENINF1_MUX_SPARE_SENINF_FIFO_FULL_SEL_SHIFT 13 >> +#define SENINF1_MUX_SPARE_SENINF_FIFO_FULL_SEL_MASK (0x1 << 13) >> +#define SENINF1_MUX_SPARE_SENINF_SPARE_SHIFT 14 >> +#define SENINF1_MUX_SPARE_SENINF_SPARE_MASK (0x3f << 14) >> +#define SENINF1_MUX_DATA 0x0D30 >> +#define SENINF1_MUX_DATA_SENINF_DATA0_SHIFT 0 >> +#define SENINF1_MUX_DATA_SENINF_DATA0_MASK (0xffff << 0) >> +#define SENINF1_MUX_DATA_SENINF_DATA1_SHIFT 16 >> +#define SENINF1_MUX_DATA_SENINF_DATA1_MASK (0xffff << 16) >> +#define SENINF1_MUX_DATA_CNT 0x0D34 >> +#define SENINF1_MUX_DATA_CNT_SENINF_DATA_CNT_SHIFT 0 >> +#define SENINF1_MUX_DATA_CNT_SENINF_DATA_CNT_MASK (0xffffffff << 0) >> +#define SENINF1_MUX_CROP 0x0D38 >> +#define SENINF1_MUX_CROP_SENINF_CROP_X1_SHIFT 0 >> +#define SENINF1_MUX_CROP_SENINF_CROP_X1_MASK (0xffff << 0) >> +#define SENINF1_MUX_CROP_SENINF_CROP_X2_SHIFT 16 >> +#define SENINF1_MUX_CROP_SENINF_CROP_X2_MASK (0xffff << 16) >> +#define SENINF1_MUX_CTRL_EXT 0x0D3C >> +#define SENINF1_MUX_CTRL_EXT_SENINF_SRC_SEL_EXT_SHIFT 0 >> +#define SENINF1_MUX_CTRL_EXT_SENINF_SRC_SEL_EXT_MASK (0x3 << 0) >> +#define SENINF1_MUX_CTRL_EXT_SENINF_PIX_SEL_EXT_SHIFT 4 >> +#define SENINF1_MUX_CTRL_EXT_SENINF_PIX_SEL_EXT_MASK (0x1 << 4) >> +#define SENINF_N3D_B_CTL 0x1100 >> +#define SENINF_N3D_B_CTL_MODE_SHIFT 0 >> +#define SENINF_N3D_B_CTL_MODE_MASK (0x3 << 0) >> +#define SENINF_N3D_B_CTL_I2C1_EN_SHIFT 2 >> +#define SENINF_N3D_B_CTL_I2C1_EN_MASK (0x1 << 2) >> +#define SENINF_N3D_B_CTL_I2C2_EN_SHIFT 3 >> +#define SENINF_N3D_B_CTL_I2C2_EN_MASK (0x1 << 3) >> +#define SENINF_N3D_B_CTL_I2C1_INT_EN_SHIFT 4 >> +#define SENINF_N3D_B_CTL_I2C1_INT_EN_MASK (0x1 << 4) >> +#define SENINF_N3D_B_CTL_I2C2_INT_EN_SHIFT 5 >> +#define SENINF_N3D_B_CTL_I2C2_INT_EN_MASK (0x1 << 5) >> +#define SENINF_N3D_B_CTL_N3D_EN_SHIFT 6 >> +#define SENINF_N3D_B_CTL_N3D_EN_MASK (0x1 << 6) >> +#define SENINF_N3D_B_CTL_W1CLR_SHIFT 7 >> +#define SENINF_N3D_B_CTL_W1CLR_MASK (0x1 << 7) >> +#define SENINF_N3D_B_CTL_DIFF_EN_SHIFT 8 >> +#define SENINF_N3D_B_CTL_DIFF_EN_MASK (0x1 << 8) >> +#define SENINF_N3D_B_CTL_DDBG_SEL_SHIFT 9 >> +#define SENINF_N3D_B_CTL_DDBG_SEL_MASK (0x7 << 9) >> +#define SENINF_N3D_B_CTL_MODE1_DBG_SHIFT 12 >> +#define SENINF_N3D_B_CTL_MODE1_DBG_MASK (0x1 << 12) >> +#define SENINF_N3D_B_CTL_SEN1_TIM_EN_SHIFT 16 >> +#define SENINF_N3D_B_CTL_SEN1_TIM_EN_MASK (0x1 << 16) >> +#define SENINF_N3D_B_CTL_SEN2_TIM_EN_SHIFT 17 >> +#define SENINF_N3D_B_CTL_SEN2_TIM_EN_MASK (0x1 << 17) >> +#define SENINF_N3D_B_CTL_SEN1_OV_VS_INT_EN_SHIFT 18 >> +#define SENINF_N3D_B_CTL_SEN1_OV_VS_INT_EN_MASK (0x1 << 18) >> +#define SENINF_N3D_B_CTL_SEN2_OV_VS_INT_EN_SHIFT 19 >> +#define SENINF_N3D_B_CTL_SEN2_OV_VS_INT_EN_MASK (0x1 << 19) >> +#define SENINF_N3D_B_CTL_HW_SYNC_MODE_SHIFT 20 >> +#define SENINF_N3D_B_CTL_HW_SYNC_MODE_MASK (0x1 << 20) >> +#define SENINF_N3D_B_CTL_VALID_TG_EN_SHIFT 21 >> +#define SENINF_N3D_B_CTL_VALID_TG_EN_MASK (0x1 << 21) >> +#define SENINF_N3D_B_CTL_SYNC_PIN_A_EN_SHIFT 22 >> +#define SENINF_N3D_B_CTL_SYNC_PIN_A_EN_MASK (0x1 << 22) >> +#define SENINF_N3D_B_CTL_SYNC_PIN_A_POLARITY_SHIFT 23 >> +#define SENINF_N3D_B_CTL_SYNC_PIN_A_POLARITY_MASK (0x1 << 23) >> +#define SENINF_N3D_B_CTL_SYNC_PIN_B_EN_SHIFT 24 >> +#define SENINF_N3D_B_CTL_SYNC_PIN_B_EN_MASK (0x1 << 24) >> +#define SENINF_N3D_B_CTL_SYNC_PIN_B_POLARITY_SHIFT 25 >> +#define SENINF_N3D_B_CTL_SYNC_PIN_B_POLARITY_MASK (0x1 << 25) >> +#define SENINF_N3D_B_POS 0x1104 >> +#define SENINF_N3D_B_POS_N3D_POS_SHIFT 0 >> +#define SENINF_N3D_B_POS_N3D_POS_MASK (0xffffffff << 0) >> +#define SENINF_N3D_B_TRIG 0x1108 >> +#define SENINF_N3D_B_TRIG_I2CA_TRIG_SHIFT 0 >> +#define SENINF_N3D_B_TRIG_I2CA_TRIG_MASK (0x1 << 0) >> +#define SENINF_N3D_B_TRIG_I2CB_TRIG_SHIFT 1 >> +#define SENINF_N3D_B_TRIG_I2CB_TRIG_MASK (0x1 << 1) >> +#define SENINF_N3D_B_INT 0x110C >> +#define SENINF_N3D_B_INT_I2C1_INT_SHIFT 0 >> +#define SENINF_N3D_B_INT_I2C1_INT_MASK (0x1 << 0) >> +#define SENINF_N3D_B_INT_I2C2_INT_SHIFT 1 >> +#define SENINF_N3D_B_INT_I2C2_INT_MASK (0x1 << 1) >> +#define SENINF_N3D_B_INT_DIFF_INT_SHIFT 2 >> +#define SENINF_N3D_B_INT_DIFF_INT_MASK (0x1 << 2) >> +#define SENINF_N3D_B_INT_SEN1_OV_VS_INT_SHIFT 4 >> +#define SENINF_N3D_B_INT_SEN1_OV_VS_INT_MASK (0x1 << 4) >> +#define SENINF_N3D_B_INT_SEN2_OV_VS_INT_SHIFT 5 >> +#define SENINF_N3D_B_INT_SEN2_OV_VS_INT_MASK (0x1 << 5) >> +#define SENINF_N3D_B_CNT0 0x1110 >> +#define SENINF_N3D_B_CNT0_N3D_CNT0_SHIFT 0 >> +#define SENINF_N3D_B_CNT0_N3D_CNT0_MASK (0xffffffff << 0) >> +#define SENINF_N3D_B_CNT1 0x1114 >> +#define SENINF_N3D_B_CNT1_N3D_CNT1_SHIFT 0 >> +#define SENINF_N3D_B_CNT1_N3D_CNT1_MASK (0xffffffff << 0) >> +#define SENINF_N3D_B_DBG 0x1118 >> +#define SENINF_N3D_B_DBG_N3D_DBG_SHIFT 0 >> +#define SENINF_N3D_B_DBG_N3D_DBG_MASK (0xffffffff << 0) >> +#define SENINF_N3D_B_DIFF_THR 0x111C >> +#define SENINF_N3D_B_DIFF_THR_N3D_DIFF_THR_SHIFT 0 >> +#define SENINF_N3D_B_DIFF_THR_N3D_DIFF_THR_MASK (0xffffffff << 0) >> +#define SENINF_N3D_B_DIFF_CNT 0x1120 >> +#define SENINF_N3D_B_DIFF_CNT_N3D_DIFF_CNT_SHIFT 0 >> +#define SENINF_N3D_B_DIFF_CNT_N3D_DIFF_CNT_MASK (0xffffffff << 0) >> +#define SENINF_N3D_B_DBG_1 0x1124 >> +#define SENINF_N3D_B_DBG_1_N3D_DBG_1_SHIFT 0 >> +#define SENINF_N3D_B_DBG_1_N3D_DBG_1_MASK (0xffffffff << 0) >> +#define SENINF_N3D_B_VALID_TG_CNT 0x1128 >> +#define SENINF_N3D_B_VALID_TG_CNT_N3D_VALID_TG_CNT_SHIFT 0 >> +#define SENINF_N3D_B_VALID_TG_CNT_N3D_VALID_TG_CNT_MASK (0xffffffff << 0) >> +#define SENINF_N3D_B_SYNC_A_PERIOD 0x112C >> +#define SENINF_N3D_B_SYNC_A_PERIOD_N3D_SYNC_A_PERIOD_SHIFT 0 >> +#define SENINF_N3D_B_SYNC_A_PERIOD_N3D_SYNC_A_PERIOD_MASK (0xffffffff << 0) >> +#define SENINF_N3D_B_SYNC_B_PERIOD 0x1130 >> +#define SENINF_N3D_B_SYNC_B_PERIOD_N3D_SYNC_B_PERIOD_SHIFT 0 >> +#define SENINF_N3D_B_SYNC_B_PERIOD_N3D_SYNC_B_PERIOD_MASK (0xffffffff << 0) >> +#define SENINF_N3D_B_SYNC_A_PULSE_LEN 0x1134 >> +#define SENINF_N3D_B_SYNC_A_PULSE_LEN_N3D_SYNC_A_PULSE_LEN_SHIFT 0 >> +#define SENINF_N3D_B_SYNC_A_PULSE_LEN_N3D_SYNC_A_PULSE_LEN_MASK \ >> +(0xffffffff << 0) >> +#define SENINF_N3D_B_SYNC_B_PULSE_LEN 0x1138 >> +#define SENINF_N3D_B_SYNC_B_PULSE_LEN_N3D_SYNC_B_PULSE_LEN_SHIFT 0 >> +#define SENINF_N3D_B_SYNC_B_PULSE_LEN_N3D_SYNC_B_PULSE_LEN_MASK \ >> +(0xffffffff << 0) >> +#define SENINF_N3D_B_SUB_CNT 0x113C >> +#define SENINF_N3D_B_SUB_CNT_VS1_SUB_CNT_SHIFT 0 >> +#define SENINF_N3D_B_SUB_CNT_VS1_SUB_CNT_MASK (0x3f << 0) >> +#define SENINF_N3D_B_SUB_CNT_VS1_SUB_CNT_EN_SHIFT 6 >> +#define SENINF_N3D_B_SUB_CNT_VS1_SUB_CNT_EN_MASK (0x1 << 6) >> +#define SENINF_N3D_B_SUB_CNT_SYNC_PIN_A_RESET_SEL_SHIFT 7 >> +#define SENINF_N3D_B_SUB_CNT_SYNC_PIN_A_RESET_SEL_MASK (0x1 << 7) >> +#define SENINF_N3D_B_SUB_CNT_SYNC_PIN_B_RESET_SEL_SHIFT 8 >> +#define SENINF_N3D_B_SUB_CNT_SYNC_PIN_B_RESET_SEL_MASK (0x1 << 8) >> +#define SENINF_N3D_B_SUB_CNT_SYNC_PIN_A_RESET_SEL_EN_SHIFT 9 >> +#define SENINF_N3D_B_SUB_CNT_SYNC_PIN_A_RESET_SEL_EN_MASK (0x1 << 9) >> +#define SENINF_N3D_B_SUB_CNT_SYNC_PIN_B_RESET_SEL_EN_SHIFT 10 >> +#define SENINF_N3D_B_SUB_CNT_SYNC_PIN_B_RESET_SEL_EN_MASK (0x1 << 10) >> +#define SENINF_N3D_B_SUB_CNT_VS2_SUB_CNT_SHIFT 16 >> +#define SENINF_N3D_B_SUB_CNT_VS2_SUB_CNT_MASK (0x3f << 16) >> +#define SENINF_N3D_B_SUB_CNT_VS2_SUB_CNT_EN_SHIFT 22 >> +#define SENINF_N3D_B_SUB_CNT_VS2_SUB_CNT_EN_MASK (0x1 << 22) >> +#define SENINF_N3D_B_VSYNC_CNT 0x1140 >> +#define SENINF_N3D_B_VSYNC_CNT_N3D_VSYNC_1_CNT_SHIFT 0 >> +#define SENINF_N3D_B_VSYNC_CNT_N3D_VSYNC_1_CNT_MASK (0xffff << 0) >> +#define SENINF2_CTRL 0x1200 >> +#define SENINF2_CTRL_SENINF_EN_SHIFT 0 >> +#define SENINF2_CTRL_SENINF_EN_MASK (0x1 << 0) >> +#define SENINF2_CTRL_NCSI2_SW_RST_SHIFT 1 >> +#define SENINF2_CTRL_NCSI2_SW_RST_MASK (0x1 << 1) >> +#define SENINF2_CTRL_OCSI2_SW_RST_SHIFT 2 >> +#define SENINF2_CTRL_OCSI2_SW_RST_MASK (0x1 << 2) >> +#define SENINF2_CTRL_CCIR_SW_RST_SHIFT 3 >> +#define SENINF2_CTRL_CCIR_SW_RST_MASK (0x1 << 3) >> +#define SENINF2_CTRL_CKGEN_SW_RST_SHIFT 4 >> +#define SENINF2_CTRL_CKGEN_SW_RST_MASK (0x1 << 4) >> +#define SENINF2_CTRL_TEST_MODEL_SW_RST_SHIFT 5 >> +#define SENINF2_CTRL_TEST_MODEL_SW_RST_MASK (0x1 << 5) >> +#define SENINF2_CTRL_SCAM_SW_RST_SHIFT 6 >> +#define SENINF2_CTRL_SCAM_SW_RST_MASK (0x1 << 6) >> +#define SENINF2_CTRL_CSI2_SW_RST_SHIFT 7 >> +#define SENINF2_CTRL_CSI2_SW_RST_MASK (0x1 << 7) >> +#define SENINF2_CTRL_CSI3_SW_RST_SHIFT 8 >> +#define SENINF2_CTRL_CSI3_SW_RST_MASK (0x1 << 8) >> +#define SENINF2_CTRL_SENINF_SRC_SEL_SHIFT 12 >> +#define SENINF2_CTRL_SENINF_SRC_SEL_MASK (0xf << 12) >> +#define SENINF2_CTRL_SENINF_DEBUG_SEL_SHIFT 20 >> +#define SENINF2_CTRL_SENINF_DEBUG_SEL_MASK (0xf << 20) >> +#define SENINF2_CTRL_PAD2CAM_DATA_SEL_SHIFT 28 >> +#define SENINF2_CTRL_PAD2CAM_DATA_SEL_MASK (0x7 << 28) >> +#define SENINF2_CTRL_EXT 0x1204 >> +#define SENINF2_CTRL_EXT_SENINF_OCSI2_IP_EN_SHIFT 0 >> +#define SENINF2_CTRL_EXT_SENINF_OCSI2_IP_EN_MASK (0x1 << 0) >> +#define SENINF2_CTRL_EXT_SENINF_TESTMDL_IP_EN_SHIFT 1 >> +#define SENINF2_CTRL_EXT_SENINF_TESTMDL_IP_EN_MASK (0x1 << 1) >> +#define SENINF2_CTRL_EXT_SENINF_SCAM_IP_EN_SHIFT 4 >> +#define SENINF2_CTRL_EXT_SENINF_SCAM_IP_EN_MASK (0x1 << 4) >> +#define SENINF2_CTRL_EXT_SENINF_NCSI2_IP_EN_SHIFT 5 >> +#define SENINF2_CTRL_EXT_SENINF_NCSI2_IP_EN_MASK (0x1 << 5) >> +#define SENINF2_CTRL_EXT_SENINF_CSI2_IP_EN_SHIFT 6 >> +#define SENINF2_CTRL_EXT_SENINF_CSI2_IP_EN_MASK (0x1 << 6) >> +#define SENINF2_CTRL_EXT_SENINF_CSI3_IP_EN_SHIFT 7 >> +#define SENINF2_CTRL_EXT_SENINF_CSI3_IP_EN_MASK (0x1 << 7) >> +#define SENINF2_CTRL_EXT_SENINF_SRC_SEL_EXT_SHIFT 16 >> +#define SENINF2_CTRL_EXT_SENINF_SRC_SEL_EXT_MASK (0x3 << 16) >> +#define SENINF2_ASYNC_CTRL 0x1208 >> +#define SENINF2_ASYNC_CTRL_SENINF_ASYNC_FIFO_RST_SHIFT 0 >> +#define SENINF2_ASYNC_CTRL_SENINF_ASYNC_FIFO_RST_MASK (0x1 << 0) >> +#define SENINF2_ASYNC_CTRL_SENINF_HSYNC_MASK_SHIFT 1 >> +#define SENINF2_ASYNC_CTRL_SENINF_HSYNC_MASK_MASK (0x1 << 1) >> +#define SENINF2_ASYNC_CTRL_SENINF_VSYNC_POL_SHIFT 2 >> +#define SENINF2_ASYNC_CTRL_SENINF_VSYNC_POL_MASK (0x1 << 2) >> +#define SENINF2_ASYNC_CTRL_SENINF_HSYNC_POL_SHIFT 3 >> +#define SENINF2_ASYNC_CTRL_SENINF_HSYNC_POL_MASK (0x1 << 3) >> +#define SENINF2_ASYNC_CTRL_FIFO_PUSH_EN_SHIFT 16 >> +#define SENINF2_ASYNC_CTRL_FIFO_PUSH_EN_MASK (0x3f << 16) >> +#define SENINF2_ASYNC_CTRL_FIFO_FLUSH_EN_SHIFT 24 >> +#define SENINF2_ASYNC_CTRL_FIFO_FLUSH_EN_MASK (0x3f << 24) >> +#define SENINF_TG2_PH_CNT 0x1600 >> +#define SENINF_TG2_PH_CNT_TGCLK_SEL_SHIFT 0 >> +#define SENINF_TG2_PH_CNT_TGCLK_SEL_MASK (0x3 << 0) >> +#define SENINF_TG2_PH_CNT_CLKFL_POL_SHIFT 2 >> +#define SENINF_TG2_PH_CNT_CLKFL_POL_MASK (0x1 << 2) >> +#define SENINF_TG2_PH_CNT_EXT_RST_SHIFT 4 >> +#define SENINF_TG2_PH_CNT_EXT_RST_MASK (0x1 << 4) >> +#define SENINF_TG2_PH_CNT_EXT_PWRDN_SHIFT 5 >> +#define SENINF_TG2_PH_CNT_EXT_PWRDN_MASK (0x1 << 5) >> +#define SENINF_TG2_PH_CNT_PAD_PCLK_INV_SHIFT 6 >> +#define SENINF_TG2_PH_CNT_PAD_PCLK_INV_MASK (0x1 << 6) >> +#define SENINF_TG2_PH_CNT_CAM_PCLK_INV_SHIFT 7 >> +#define SENINF_TG2_PH_CNT_CAM_PCLK_INV_MASK (0x1 << 7) >> +#define SENINF_TG2_PH_CNT_CLKPOL_SHIFT 28 >> +#define SENINF_TG2_PH_CNT_CLKPOL_MASK (0x1 << 28) >> +#define SENINF_TG2_PH_CNT_ADCLK_EN_SHIFT 29 >> +#define SENINF_TG2_PH_CNT_ADCLK_EN_MASK (0x1 << 29) >> +#define SENINF_TG2_PH_CNT_PCEN_SHIFT 31 >> +#define SENINF_TG2_PH_CNT_PCEN_MASK (0x1 << 31) >> +#define SENINF_TG2_SEN_CK 0x1604 >> +#define SENINF_TG2_SEN_CK_CLKFL_SHIFT 0 >> +#define SENINF_TG2_SEN_CK_CLKFL_MASK (0x3f << 0) >> +#define SENINF_TG2_SEN_CK_CLKRS_SHIFT 8 >> +#define SENINF_TG2_SEN_CK_CLKRS_MASK (0x3f << 8) >> +#define SENINF_TG2_SEN_CK_CLKCNT_SHIFT 16 >> +#define SENINF_TG2_SEN_CK_CLKCNT_MASK (0x3f << 16) >> +#define SENINF_TG2_TM_CTL 0x1608 >> +#define SENINF_TG2_TM_CTL_TM_EN_SHIFT 0 >> +#define SENINF_TG2_TM_CTL_TM_EN_MASK (0x1 << 0) >> +#define SENINF_TG2_TM_CTL_TM_RST_SHIFT 1 >> +#define SENINF_TG2_TM_CTL_TM_RST_MASK (0x1 << 1) >> +#define SENINF_TG2_TM_CTL_TM_FMT_SHIFT 2 >> +#define SENINF_TG2_TM_CTL_TM_FMT_MASK (0x1 << 2) >> +#define SENINF_TG2_TM_CTL_TM_PAT_SHIFT 4 >> +#define SENINF_TG2_TM_CTL_TM_PAT_MASK (0xf << 4) >> +#define SENINF_TG2_TM_CTL_TM_VSYNC_SHIFT 8 >> +#define SENINF_TG2_TM_CTL_TM_VSYNC_MASK (0xff << 8) >> +#define SENINF_TG2_TM_CTL_TM_DUMMYPXL_SHIFT 16 >> +#define SENINF_TG2_TM_CTL_TM_DUMMYPXL_MASK (0xff << 16) >> +#define SENINF_TG2_TM_SIZE 0x160C >> +#define SENINF_TG2_TM_SIZE_TM_PXL_SHIFT 0 >> +#define SENINF_TG2_TM_SIZE_TM_PXL_MASK (0x1fff << 0) >> +#define SENINF_TG2_TM_SIZE_TM_LINE_SHIFT 16 >> +#define SENINF_TG2_TM_SIZE_TM_LINE_MASK (0x3fff << 16) >> +#define SENINF_TG2_TM_CLK 0x1610 >> +#define SENINF_TG2_TM_CLK_TM_CLK_CNT_SHIFT 0 >> +#define SENINF_TG2_TM_CLK_TM_CLK_CNT_MASK (0xf << 0) >> +#define SENINF_TG2_TM_CLK_TM_CLRBAR_OFT_SHIFT 16 >> +#define SENINF_TG2_TM_CLK_TM_CLRBAR_OFT_MASK (0x3ff << 16) >> +#define SENINF_TG2_TM_CLK_TM_CLRBAR_IDX_SHIFT 28 >> +#define SENINF_TG2_TM_CLK_TM_CLRBAR_IDX_MASK (0x7 << 28) >> +#define SENINF_TG2_TM_STP 0x1614 >> +#define SENINF_TG2_TM_STP_TG1_TM_STP_SHIFT 0 >> +#define SENINF_TG2_TM_STP_TG1_TM_STP_MASK (0xffffffff << 0) >> +#define MIPI_RX_CON24_CSI1 0x1824 >> +#define MIPI_RX_CON24_CSI1_CSI0_BIST_NUM_SHIFT 0 >> +#define MIPI_RX_CON24_CSI1_CSI0_BIST_NUM_MASK (0x3 << 0) >> +#define MIPI_RX_CON24_CSI1_CSI0_BIST_EN_SHIFT 2 >> +#define MIPI_RX_CON24_CSI1_CSI0_BIST_EN_MASK (0x1 << 2) >> +#define MIPI_RX_CON24_CSI1_CSI0_BIST_FIX_PAT_SHIFT 5 >> +#define MIPI_RX_CON24_CSI1_CSI0_BIST_FIX_PAT_MASK (0x1 << 5) >> +#define MIPI_RX_CON24_CSI1_CSI0_BIST_CLK_SEL_SHIFT 6 >> +#define MIPI_RX_CON24_CSI1_CSI0_BIST_CLK_SEL_MASK (0x1 << 6) >> +#define MIPI_RX_CON24_CSI1_CSI0_BIST_CLK4X_SEL_SHIFT 7 >> +#define MIPI_RX_CON24_CSI1_CSI0_BIST_CLK4X_SEL_MASK (0x1 << 7) >> +#define MIPI_RX_CON24_CSI1_CSI0_BIST_TERM_DELAY_SHIFT 8 >> +#define MIPI_RX_CON24_CSI1_CSI0_BIST_TERM_DELAY_MASK (0xff << 8) >> +#define MIPI_RX_CON24_CSI1_CSI0_BIST_SETTLE_DELAY_SHIFT 16 >> +#define MIPI_RX_CON24_CSI1_CSI0_BIST_SETTLE_DELAY_MASK (0xff << 16) >> +#define MIPI_RX_CON24_CSI1_CSI0_BIST_LN0_MUX_SHIFT 24 >> +#define MIPI_RX_CON24_CSI1_CSI0_BIST_LN0_MUX_MASK (0x3 << 24) >> +#define MIPI_RX_CON24_CSI1_CSI0_BIST_LN1_MUX_SHIFT 26 >> +#define MIPI_RX_CON24_CSI1_CSI0_BIST_LN1_MUX_MASK (0x3 << 26) >> +#define MIPI_RX_CON24_CSI1_CSI0_BIST_LN2_MUX_SHIFT 28 >> +#define MIPI_RX_CON24_CSI1_CSI0_BIST_LN2_MUX_MASK (0x3 << 28) >> +#define MIPI_RX_CON24_CSI1_CSI0_BIST_LN3_MUX_SHIFT 30 >> +#define MIPI_RX_CON24_CSI1_CSI0_BIST_LN3_MUX_MASK (0x3 << 30) >> +#define MIPI_RX_CON28_CSI1 0x1828 >> +#define MIPI_RX_CON28_CSI1_CSI0_BIST_START_SHIFT 0 >> +#define MIPI_RX_CON28_CSI1_CSI0_BIST_START_MASK (0x1 << 0) >> +#define MIPI_RX_CON28_CSI1_CSI0_BIST_DATA_OK_SHIFT 1 >> +#define MIPI_RX_CON28_CSI1_CSI0_BIST_DATA_OK_MASK (0x1 << 1) >> +#define MIPI_RX_CON28_CSI1_CSI0_BIST_HS_FSM_OK_SHIFT 2 >> +#define MIPI_RX_CON28_CSI1_CSI0_BIST_HS_FSM_OK_MASK (0x1 << 2) >> +#define MIPI_RX_CON28_CSI1_CSI0_BIST_LANE_FSM_OK_SHIFT 3 >> +#define MIPI_RX_CON28_CSI1_CSI0_BIST_LANE_FSM_OK_MASK (0x1 << 3) >> +#define MIPI_RX_CON28_CSI1_CSI0_BIST_CSI2_DATA_OK_SHIFT 4 >> +#define MIPI_RX_CON28_CSI1_CSI0_BIST_CSI2_DATA_OK_MASK (0x1 << 4) >> +#define MIPI_RX_CON34_CSI1 0x1834 >> +#define MIPI_RX_CON34_CSI1_BIST_MODE_SHIFT 0 >> +#define MIPI_RX_CON34_CSI1_BIST_MODE_MASK (0x1 << 0) >> +#define MIPI_RX_CON34_CSI1_CSI0_BIST_HSDET_MUX_SHIFT 22 >> +#define MIPI_RX_CON34_CSI1_CSI0_BIST_HSDET_MUX_MASK (0x3 << 22) >> +#define MIPI_RX_CON34_CSI1_CSI0_BIST_LN4_MUX_SHIFT 24 >> +#define MIPI_RX_CON34_CSI1_CSI0_BIST_LN4_MUX_MASK (0x3 << 24) >> +#define MIPI_RX_CON34_CSI1_CSI0_BIST_LN5_MUX_SHIFT 26 >> +#define MIPI_RX_CON34_CSI1_CSI0_BIST_LN5_MUX_MASK (0x3 << 26) >> +#define MIPI_RX_CON34_CSI1_CSI0_BIST_LN6_MUX_SHIFT 28 >> +#define MIPI_RX_CON34_CSI1_CSI0_BIST_LN6_MUX_MASK (0x3 << 28) >> +#define MIPI_RX_CON34_CSI1_CSI0_BIST_LN7_MUX_SHIFT 30 >> +#define MIPI_RX_CON34_CSI1_CSI0_BIST_LN7_MUX_MASK (0x3 << 30) >> +#define MIPI_RX_CON38_CSI1 0x1838 >> +#define MIPI_RX_CON38_CSI1_MIPI_RX_SW_CTRL_MODE_SHIFT 0 >> +#define MIPI_RX_CON38_CSI1_MIPI_RX_SW_CTRL_MODE_MASK (0x1 << 0) >> +#define MIPI_RX_CON38_CSI1_MIPI_RX_SW_CAL_MODE_SHIFT 1 >> +#define MIPI_RX_CON38_CSI1_MIPI_RX_SW_CAL_MODE_MASK (0x1 << 1) >> +#define MIPI_RX_CON38_CSI1_MIPI_RX_HW_CAL_START_SHIFT 2 >> +#define MIPI_RX_CON38_CSI1_MIPI_RX_HW_CAL_START_MASK (0x1 << 2) >> +#define MIPI_RX_CON38_CSI1_MIPI_RX_HW_CAL_OPTION_SHIFT 3 >> +#define MIPI_RX_CON38_CSI1_MIPI_RX_HW_CAL_OPTION_MASK (0x1 << 3) >> +#define MIPI_RX_CON38_CSI1_MIPI_RX_SW_RST_SHIFT 4 >> +#define MIPI_RX_CON38_CSI1_MIPI_RX_SW_RST_MASK (0x1f << 4) >> +#define MIPI_RX_CON38_CSI1_MIPI_RX_SW_CPHY_TX_MODE_SHIFT 9 >> +#define MIPI_RX_CON38_CSI1_MIPI_RX_SW_CPHY_TX_MODE_MASK (0x1 << 9) >> +#define MIPI_RX_CON38_CSI1_MIPI_RX_SW_CPHY_RX_MODE_SHIFT 10 >> +#define MIPI_RX_CON38_CSI1_MIPI_RX_SW_CPHY_RX_MODE_MASK (0x1 << 10) >> +#define MIPI_RX_CON38_CSI1_RG_CKPHASE_TRIO0_SHIFT 16 >> +#define MIPI_RX_CON38_CSI1_RG_CKPHASE_TRIO0_MASK (0x1f << 16) >> +#define MIPI_RX_CON38_CSI1_RG_CKPHASE_TRIO1_SHIFT 22 >> +#define MIPI_RX_CON38_CSI1_RG_CKPHASE_TRIO1_MASK (0x1f << 22) >> +#define MIPI_RX_CON38_CSI1_RG_CKPHASE_TRIO2_SHIFT 27 >> +#define MIPI_RX_CON38_CSI1_RG_CKPHASE_TRIO2_MASK (0x1f << 27) >> +#define MIPI_RX_CON3C_CSI1 0x183C >> +#define MIPI_RX_CON3C_CSI1_MIPI_RX_SW_CTRL__SHIFT 0 >> +#define MIPI_RX_CON3C_CSI1_MIPI_RX_SW_CTRL__MASK (0xffffffff << 0) >> +#define MIPI_RX_CON7C_CSI1 0x187C >> +#define MIPI_RX_CON7C_CSI1_DA_CSI0_LNRD0_HSRX_DELAY_EN_SHIFT 0 >> +#define MIPI_RX_CON7C_CSI1_DA_CSI0_LNRD0_HSRX_DELAY_EN_MASK (0x1 << 0) >> +#define MIPI_RX_CON7C_CSI1_DA_CSI0_LNRD0_HSRX_DELAY_APPLY_SHIFT 1 >> +#define MIPI_RX_CON7C_CSI1_DA_CSI0_LNRD0_HSRX_DELAY_APPLY_MASK (0x1 << 1) >> +#define MIPI_RX_CON7C_CSI1_DA_CSI0_LNRD0_HSRX_DELAY_CODE_SHIFT 2 >> +#define MIPI_RX_CON7C_CSI1_DA_CSI0_LNRD0_HSRX_DELAY_CODE_MASK (0x3f << 2) >> +#define MIPI_RX_CON80_CSI1 0x1880 >> +#define MIPI_RX_CON80_CSI1_DA_CSI0_LNRD1_HSRX_DELAY_EN_SHIFT 0 >> +#define MIPI_RX_CON80_CSI1_DA_CSI0_LNRD1_HSRX_DELAY_EN_MASK (0x1 << 0) >> +#define MIPI_RX_CON80_CSI1_DA_CSI0_LNRD1_HSRX_DELAY_APPLY_SHIFT 1 >> +#define MIPI_RX_CON80_CSI1_DA_CSI0_LNRD1_HSRX_DELAY_APPLY_MASK (0x1 << 1) >> +#define MIPI_RX_CON80_CSI1_DA_CSI0_LNRD1_HSRX_DELAY_CODE_SHIFT 2 >> +#define MIPI_RX_CON80_CSI1_DA_CSI0_LNRD1_HSRX_DELAY_CODE_MASK (0x3f << 2) >> +#define MIPI_RX_CON84_CSI1 0x1884 >> +#define MIPI_RX_CON84_CSI1_DA_CSI0_LNRD2_HSRX_DELAY_EN_SHIFT 0 >> +#define MIPI_RX_CON84_CSI1_DA_CSI0_LNRD2_HSRX_DELAY_EN_MASK (0x1 << 0) >> +#define MIPI_RX_CON84_CSI1_DA_CSI0_LNRD2_HSRX_DELAY_APPLY_SHIFT 1 >> +#define MIPI_RX_CON84_CSI1_DA_CSI0_LNRD2_HSRX_DELAY_APPLY_MASK (0x1 << 1) >> +#define MIPI_RX_CON84_CSI1_DA_CSI0_LNRD2_HSRX_DELAY_CODE_SHIFT 2 >> +#define MIPI_RX_CON84_CSI1_DA_CSI0_LNRD2_HSRX_DELAY_CODE_MASK (0x3f << 2) >> +#define MIPI_RX_CON88_CSI1 0x1888 >> +#define MIPI_RX_CON88_CSI1_DA_CSI0_LNRD3_HSRX_DELAY_EN_SHIFT 0 >> +#define MIPI_RX_CON88_CSI1_DA_CSI0_LNRD3_HSRX_DELAY_EN_MASK (0x1 << 0) >> +#define MIPI_RX_CON88_CSI1_DA_CSI0_LNRD3_HSRX_DELAY_APPLY_SHIFT 1 >> +#define MIPI_RX_CON88_CSI1_DA_CSI0_LNRD3_HSRX_DELAY_APPLY_MASK (0x1 << 1) >> +#define MIPI_RX_CON88_CSI1_DA_CSI0_LNRD3_HSRX_DELAY_CODE_SHIFT 2 >> +#define MIPI_RX_CON88_CSI1_DA_CSI0_LNRD3_HSRX_DELAY_CODE_MASK (0x3f << 2) >> +#define MIPI_RX_CON8C_CSI1 0x188C >> +#define MIPI_RX_CON8C_CSI1_RG_CSI0_LNRD0_HSRX_DELAY_EN_SHIFT 0 >> +#define MIPI_RX_CON8C_CSI1_RG_CSI0_LNRD0_HSRX_DELAY_EN_MASK (0x1 << 0) >> +#define MIPI_RX_CON8C_CSI1_RG_CSI0_LNRD0_HSRX_DELAY_APPLY_SHIFT 1 >> +#define MIPI_RX_CON8C_CSI1_RG_CSI0_LNRD0_HSRX_DELAY_APPLY_MASK (0x1 << 1) >> +#define MIPI_RX_CON8C_CSI1_RG_CSI0_LNRD0_HSRX_DELAY_CODE_SHIFT 2 >> +#define MIPI_RX_CON8C_CSI1_RG_CSI0_LNRD0_HSRX_DELAY_CODE_MASK (0x3f << 2) >> +#define MIPI_RX_CON90_CSI1 0x1890 >> +#define MIPI_RX_CON90_CSI1_RG_CSI0_LNRD1_HSRX_DELAY_EN_SHIFT 0 >> +#define MIPI_RX_CON90_CSI1_RG_CSI0_LNRD1_HSRX_DELAY_EN_MASK (0x1 << 0) >> +#define MIPI_RX_CON90_CSI1_RG_CSI0_LNRD1_HSRX_DELAY_APPLY_SHIFT 1 >> +#define MIPI_RX_CON90_CSI1_RG_CSI0_LNRD1_HSRX_DELAY_APPLY_MASK (0x1 << 1) >> +#define MIPI_RX_CON90_CSI1_RG_CSI0_LNRD1_HSRX_DELAY_CODE_SHIFT 2 >> +#define MIPI_RX_CON90_CSI1_RG_CSI0_LNRD1_HSRX_DELAY_CODE_MASK (0x3f << 2) >> +#define MIPI_RX_CON94_CSI1 0x1894 >> +#define MIPI_RX_CON94_CSI1_RG_CSI0_LNRD2_HSRX_DELAY_EN_SHIFT 0 >> +#define MIPI_RX_CON94_CSI1_RG_CSI0_LNRD2_HSRX_DELAY_EN_MASK (0x1 << 0) >> +#define MIPI_RX_CON94_CSI1_RG_CSI0_LNRD2_HSRX_DELAY_APPLY_SHIFT 1 >> +#define MIPI_RX_CON94_CSI1_RG_CSI0_LNRD2_HSRX_DELAY_APPLY_MASK (0x1 << 1) >> +#define MIPI_RX_CON94_CSI1_RG_CSI0_LNRD2_HSRX_DELAY_CODE_SHIFT 2 >> +#define MIPI_RX_CON94_CSI1_RG_CSI0_LNRD2_HSRX_DELAY_CODE_MASK (0x3f << 2) >> +#define MIPI_RX_CON98_CSI1 0x1898 >> +#define MIPI_RX_CON98_CSI1_RG_CSI0_LNRD3_HSRX_DELAY_EN_SHIFT 0 >> +#define MIPI_RX_CON98_CSI1_RG_CSI0_LNRD3_HSRX_DELAY_EN_MASK (0x1 << 0) >> +#define MIPI_RX_CON98_CSI1_RG_CSI0_LNRD3_HSRX_DELAY_APPLY_SHIFT 1 >> +#define MIPI_RX_CON98_CSI1_RG_CSI0_LNRD3_HSRX_DELAY_APPLY_MASK (0x1 << 1) >> +#define MIPI_RX_CON98_CSI1_RG_CSI0_LNRD3_HSRX_DELAY_CODE_SHIFT 2 >> +#define MIPI_RX_CON98_CSI1_RG_CSI0_LNRD3_HSRX_DELAY_CODE_MASK (0x3f << 2) >> +#define MIPI_RX_CONA0_CSI1 0x18A0 >> +#define MIPI_RX_CONA0_CSI1_RG_CSI0_LNRC_HSRX_DELAY_EN_SHIFT 0 >> +#define MIPI_RX_CONA0_CSI1_RG_CSI0_LNRC_HSRX_DELAY_EN_MASK (0x1 << 0) >> +#define MIPI_RX_CONA0_CSI1_RG_CSI0_LNRC_HSRX_DELAY_APPLY_SHIFT 1 >> +#define MIPI_RX_CONA0_CSI1_RG_CSI0_LNRC_HSRX_DELAY_APPLY_MASK (0x1 << 1) >> +#define MIPI_RX_CONA0_CSI1_RG_CSI0_LNRC_HSRX_DELAY_CODE_SHIFT 2 >> +#define MIPI_RX_CONA0_CSI1_RG_CSI0_LNRC_HSRX_DELAY_CODE_MASK (0x3f << 2) >> +#define MIPI_RX_CONB0_CSI1 0x18B0 >> +#define MIPI_RX_CONB0_CSI1_DELAY_APPLY_MODE_SHIFT 0 >> +#define MIPI_RX_CONB0_CSI1_DELAY_APPLY_MODE_MASK (0xf << 0) >> +#define MIPI_RX_CONB0_CSI1_DESKEW_SW_RST_SHIFT 7 >> +#define MIPI_RX_CONB0_CSI1_DESKEW_SW_RST_MASK (0x1 << 7) >> +#define MIPI_RX_CONB0_CSI1_DESKEW_TRIGGER_MODE_SHIFT 8 >> +#define MIPI_RX_CONB0_CSI1_DESKEW_TRIGGER_MODE_MASK (0x7 << 8) >> +#define MIPI_RX_CONB0_CSI1_DESKEW_ACC_MODE_SHIFT 12 >> +#define MIPI_RX_CONB0_CSI1_DESKEW_ACC_MODE_MASK (0xf << 12) >> +#define MIPI_RX_CONB0_CSI1_DESKEW_CSI2_RST_ENABLE_SHIFT 16 >> +#define MIPI_RX_CONB0_CSI1_DESKEW_CSI2_RST_ENABLE_MASK (0x1 << 16) >> +#define MIPI_RX_CONB0_CSI1_DESKEW_IP_SEL_SHIFT 30 >> +#define MIPI_RX_CONB0_CSI1_DESKEW_IP_SEL_MASK (0x1 << 30) >> +#define MIPI_RX_CONB0_CSI1_DESKEW_ENABLE_SHIFT 31 >> +#define MIPI_RX_CONB0_CSI1_DESKEW_ENABLE_MASK (0x1 << 31) >> +#define MIPI_RX_CONB4_CSI1 0x18B4 >> +#define MIPI_RX_CONB4_CSI1_SYNC_CODE_MASK_SHIFT 0 >> +#define MIPI_RX_CONB4_CSI1_SYNC_CODE_MASK_MASK (0xffff << 0) >> +#define MIPI_RX_CONB4_CSI1_EXPECTED_SYNC_CODE_SHIFT 16 >> +#define MIPI_RX_CONB4_CSI1_EXPECTED_SYNC_CODE_MASK (0xffff << 16) >> +#define MIPI_RX_CONB8_CSI1 0x18B8 >> +#define MIPI_RX_CONB8_CSI1_DESKEW_SETUP_TIME_SHIFT 0 >> +#define MIPI_RX_CONB8_CSI1_DESKEW_SETUP_TIME_MASK (0xf << 0) >> +#define MIPI_RX_CONB8_CSI1_DESKEW_HOLD_TIME_SHIFT 8 >> +#define MIPI_RX_CONB8_CSI1_DESKEW_HOLD_TIME_MASK (0xf << 8) >> +#define MIPI_RX_CONB8_CSI1_DESKEW_TIME_OUT_SHIFT 16 >> +#define MIPI_RX_CONB8_CSI1_DESKEW_TIME_OUT_MASK (0xff << 16) >> +#define MIPI_RX_CONB8_CSI1_DESKEW_TIME_OUT_EN_SHIFT 24 >> +#define MIPI_RX_CONB8_CSI1_DESKEW_TIME_OUT_EN_MASK (0x1 << 24) >> +#define MIPI_RX_CONBC_CSI1 0x18BC >> +#define MIPI_RX_CONBC_CSI1_DESKEW_DETECTION_MODE_SHIFT 0 >> +#define MIPI_RX_CONBC_CSI1_DESKEW_DETECTION_MODE_MASK (0xf << 0) >> +#define MIPI_RX_CONBC_CSI1_DESKEW_DETECTION_CNT_SHIFT 8 >> +#define MIPI_RX_CONBC_CSI1_DESKEW_DETECTION_CNT_MASK (0x7f << 8) >> +#define MIPI_RX_CONBC_CSI1_DESKEW_DELAY_APPLY_MODE_SHIFT 16 >> +#define MIPI_RX_CONBC_CSI1_DESKEW_DELAY_APPLY_MODE_MASK (0xf << 16) >> +#define MIPI_RX_CONBC_CSI1_DESKEW_LANE_NUMBER_SHIFT 24 >> +#define MIPI_RX_CONBC_CSI1_DESKEW_LANE_NUMBER_MASK (0x3 << 24) >> +#define MIPI_RX_CONC0_CSI1 0x18C0 >> +#define MIPI_RX_CONC0_CSI1_DESKEW_INTERRUPT_ENABLE_SHIFT 0 >> +#define MIPI_RX_CONC0_CSI1_DESKEW_INTERRUPT_ENABLE_MASK (0xffff << 0) >> +#define MIPI_RX_CONC0_CSI1_DESKEW_INTERRUPT_W1C_EN_SHIFT 31 >> +#define MIPI_RX_CONC0_CSI1_DESKEW_INTERRUPT_W1C_EN_MASK (0x1 << 31) >> +#define MIPI_RX_CONC4_CSI1 0x18C4 >> +#define MIPI_RX_CONC4_CSI1_DESKEW_INTERRUPT_STATUS_SHIFT 0 >> +#define MIPI_RX_CONC4_CSI1_DESKEW_INTERRUPT_STATUS_MASK (0xffff << 0) >> +#define MIPI_RX_CONC8_CSI1 0x18C8 >> +#define MIPI_RX_CONC8_CSI1_DESKEW_DEBUG_MUX_SELECT_SHIFT 0 >> +#define MIPI_RX_CONC8_CSI1_DESKEW_DEBUG_MUX_SELECT_MASK (0xff << 0) >> +#define MIPI_RX_CONCC_CSI1 0x18CC >> +#define MIPI_RX_CONCC_CSI1_DESKEW_DEBUG_OUTPUTS_SHIFT 0 >> +#define MIPI_RX_CONCC_CSI1_DESKEW_DEBUG_OUTPUTS_MASK (0xffffffff << 0) >> +#define MIPI_RX_COND0_CSI1 0x18D0 >> +#define MIPI_RX_COND0_CSI1_DESKEW_DELAY_LENGTH_SHIFT 0 >> +#define MIPI_RX_COND0_CSI1_DESKEW_DELAY_LENGTH_MASK (0x3f << 0) >> +#define SENINF2_CSI2_CTL 0x1A00 >> +#define SENINF2_CSI2_CTL_DATA_LANE0_EN_SHIFT 0 >> +#define SENINF2_CSI2_CTL_DATA_LANE0_EN_MASK (0x1 << 0) >> +#define SENINF2_CSI2_CTL_DATA_LANE1_EN_SHIFT 1 >> +#define SENINF2_CSI2_CTL_DATA_LANE1_EN_MASK (0x1 << 1) >> +#define SENINF2_CSI2_CTL_DATA_LANE2_EN_SHIFT 2 >> +#define SENINF2_CSI2_CTL_DATA_LANE2_EN_MASK (0x1 << 2) >> +#define SENINF2_CSI2_CTL_DATA_LANE3_EN_SHIFT 3 >> +#define SENINF2_CSI2_CTL_DATA_LANE3_EN_MASK (0x1 << 3) >> +#define SENINF2_CSI2_CTL_CLOCK_LANE_EN_SHIFT 4 >> +#define SENINF2_CSI2_CTL_CLOCK_LANE_EN_MASK (0x1 << 4) >> +#define SENINF2_CSI2_CTL_ECC_EN_SHIFT 5 >> +#define SENINF2_CSI2_CTL_ECC_EN_MASK (0x1 << 5) >> +#define SENINF2_CSI2_CTL_CRC_EN_SHIFT 6 >> +#define SENINF2_CSI2_CTL_CRC_EN_MASK (0x1 << 6) >> +#define SENINF2_CSI2_CTL_HSRX_DET_EN_SHIFT 7 >> +#define SENINF2_CSI2_CTL_HSRX_DET_EN_MASK (0x1 << 7) >> +#define SENINF2_CSI2_CTL_HS_PRPR_EN_SHIFT 8 >> +#define SENINF2_CSI2_CTL_HS_PRPR_EN_MASK (0x1 << 8) >> +#define SENINF2_CSI2_CTL_HS_END_EN_SHIFT 9 >> +#define SENINF2_CSI2_CTL_HS_END_EN_MASK (0x1 << 9) >> +#define SENINF2_CSI2_CTL_GENERIC_LONG_PACKET_EN_SHIFT 12 >> +#define SENINF2_CSI2_CTL_GENERIC_LONG_PACKET_EN_MASK (0x1 << 12) >> +#define SENINF2_CSI2_CTL_IMAGE_PACKET_EN_SHIFT 13 >> +#define SENINF2_CSI2_CTL_IMAGE_PACKET_EN_MASK (0x1 << 13) >> +#define SENINF2_CSI2_CTL_BYTE2PIXEL_EN_SHIFT 14 >> +#define SENINF2_CSI2_CTL_BYTE2PIXEL_EN_MASK (0x1 << 14) >> +#define SENINF2_CSI2_CTL_VS_TYPE_SHIFT 15 >> +#define SENINF2_CSI2_CTL_VS_TYPE_MASK (0x1 << 15) >> +#define SENINF2_CSI2_CTL_ED_SEL_SHIFT 16 >> +#define SENINF2_CSI2_CTL_ED_SEL_MASK (0x1 << 16) >> +#define SENINF2_CSI2_CTL_FLUSH_MODE_SHIFT 18 >> +#define SENINF2_CSI2_CTL_FLUSH_MODE_MASK (0x3 << 18) >> +#define SENINF2_CSI2_CTL_HS_TRAIL_EN_SHIFT 25 >> +#define SENINF2_CSI2_CTL_HS_TRAIL_EN_MASK (0x1 << 25) >> +#define SENINF2_CSI2_CTL_CLOCK_HS_OPTION_SHIFT 27 >> +#define SENINF2_CSI2_CTL_CLOCK_HS_OPTION_MASK (0x1 << 27) >> +#define SENINF2_CSI2_CTL_VS_OUT_CYCLE_NUMBER_SHIFT 28 >> +#define SENINF2_CSI2_CTL_VS_OUT_CYCLE_NUMBER_MASK (0x3 << 28) >> +#define SENINF2_CSI2_LNRC_TIMING 0x1A04 >> +#define SENINF2_CSI2_LNRC_TIMING_CLOCK_TERM_PARAMETER_SHIFT 0 >> +#define SENINF2_CSI2_LNRC_TIMING_CLOCK_TERM_PARAMETER_MASK (0xff << 0) >> +#define SENINF2_CSI2_LNRC_TIMING_CLOCK_SETTLE_PARAMETER_SHIFT 8 >> +#define SENINF2_CSI2_LNRC_TIMING_CLOCK_SETTLE_PARAMETER_MASK (0xff << 8) >> +#define SENINF2_CSI2_LNRD_TIMING 0x1A08 >> +#define SENINF2_CSI2_LNRD_TIMING_DATA_TERM_PARAMETER_SHIFT 0 >> +#define SENINF2_CSI2_LNRD_TIMING_DATA_TERM_PARAMETER_MASK (0xff << 0) >> +#define SENINF2_CSI2_LNRD_TIMING_DATA_SETTLE_PARAMETER_SHIFT 8 >> +#define SENINF2_CSI2_LNRD_TIMING_DATA_SETTLE_PARAMETER_MASK (0xff << 8) >> +#define SENINF2_CSI2_DPCM 0x1A0C >> +#define SENINF2_CSI2_DPCM_DPCM_MODE_SHIFT 0 >> +#define SENINF2_CSI2_DPCM_DPCM_MODE_MASK (0xf << 0) >> +#define SENINF2_CSI2_DPCM_DI_30_DPCM_EN_SHIFT 7 >> +#define SENINF2_CSI2_DPCM_DI_30_DPCM_EN_MASK (0x1 << 7) >> +#define SENINF2_CSI2_DPCM_DI_31_DPCM_EN_SHIFT 8 >> +#define SENINF2_CSI2_DPCM_DI_31_DPCM_EN_MASK (0x1 << 8) >> +#define SENINF2_CSI2_DPCM_DI_32_DPCM_EN_SHIFT 9 >> +#define SENINF2_CSI2_DPCM_DI_32_DPCM_EN_MASK (0x1 << 9) >> +#define SENINF2_CSI2_DPCM_DI_33_DPCM_EN_SHIFT 10 >> +#define SENINF2_CSI2_DPCM_DI_33_DPCM_EN_MASK (0x1 << 10) >> +#define SENINF2_CSI2_DPCM_DI_34_DPCM_EN_SHIFT 11 >> +#define SENINF2_CSI2_DPCM_DI_34_DPCM_EN_MASK (0x1 << 11) >> +#define SENINF2_CSI2_DPCM_DI_35_DPCM_EN_SHIFT 12 >> +#define SENINF2_CSI2_DPCM_DI_35_DPCM_EN_MASK (0x1 << 12) >> +#define SENINF2_CSI2_DPCM_DI_36_DPCM_EN_SHIFT 13 >> +#define SENINF2_CSI2_DPCM_DI_36_DPCM_EN_MASK (0x1 << 13) >> +#define SENINF2_CSI2_DPCM_DI_37_DPCM_EN_SHIFT 14 >> +#define SENINF2_CSI2_DPCM_DI_37_DPCM_EN_MASK (0x1 << 14) >> +#define SENINF2_CSI2_DPCM_DI_2A_DPCM_EN_SHIFT 15 >> +#define SENINF2_CSI2_DPCM_DI_2A_DPCM_EN_MASK (0x1 << 15) >> +#define SENINF2_CSI2_INT_EN 0x1A10 >> +#define SENINF2_CSI2_INT_EN_ERR_FRAME_SYNC_SHIFT 0 >> +#define SENINF2_CSI2_INT_EN_ERR_FRAME_SYNC_MASK (0x1 << 0) >> +#define SENINF2_CSI2_INT_EN_ERR_ID_SHIFT 1 >> +#define SENINF2_CSI2_INT_EN_ERR_ID_MASK (0x1 << 1) >> +#define SENINF2_CSI2_INT_EN_ERR_ECC_NO_ERROR_SHIFT 2 >> +#define SENINF2_CSI2_INT_EN_ERR_ECC_NO_ERROR_MASK (0x1 << 2) >> +#define SENINF2_CSI2_INT_EN_ERR_ECC_CORRECTED_SHIFT 3 >> +#define SENINF2_CSI2_INT_EN_ERR_ECC_CORRECTED_MASK (0x1 << 3) >> +#define SENINF2_CSI2_INT_EN_ERR_ECC_DOUBLE_SHIFT 4 >> +#define SENINF2_CSI2_INT_EN_ERR_ECC_DOUBLE_MASK (0x1 << 4) >> +#define SENINF2_CSI2_INT_EN_ERR_CRC_SHIFT 5 >> +#define SENINF2_CSI2_INT_EN_ERR_CRC_MASK (0x1 << 5) >> +#define SENINF2_CSI2_INT_EN_ERR_CRC_NO_ERROR_SHIFT 6 >> +#define SENINF2_CSI2_INT_EN_ERR_CRC_NO_ERROR_MASK (0x1 << 6) >> +#define SENINF2_CSI2_INT_EN_ERR_MULTI_LANE_SYNC_SHIFT 7 >> +#define SENINF2_CSI2_INT_EN_ERR_MULTI_LANE_SYNC_MASK (0x1 << 7) >> +#define SENINF2_CSI2_INT_EN_ERR_SOT_SYNC_HS_LNRD0_SHIFT 8 >> +#define SENINF2_CSI2_INT_EN_ERR_SOT_SYNC_HS_LNRD0_MASK (0x1 << 8) >> +#define SENINF2_CSI2_INT_EN_ERR_SOT_SYNC_HS_LNRD1_SHIFT 9 >> +#define SENINF2_CSI2_INT_EN_ERR_SOT_SYNC_HS_LNRD1_MASK (0x1 << 9) >> +#define SENINF2_CSI2_INT_EN_ERR_SOT_SYNC_HS_LNRD2_SHIFT 10 >> +#define SENINF2_CSI2_INT_EN_ERR_SOT_SYNC_HS_LNRD2_MASK (0x1 << 10) >> +#define SENINF2_CSI2_INT_EN_ERR_SOT_SYNC_HS_LNRD3_SHIFT 11 >> +#define SENINF2_CSI2_INT_EN_ERR_SOT_SYNC_HS_LNRD3_MASK (0x1 << 11) >> +#define SENINF2_CSI2_INT_EN_FS_SHIFT 12 >> +#define SENINF2_CSI2_INT_EN_FS_MASK (0x1 << 12) >> +#define SENINF2_CSI2_INT_EN_LS_SHIFT 13 >> +#define SENINF2_CSI2_INT_EN_LS_MASK (0x1 << 13) >> +#define SENINF2_CSI2_INT_EN_GS_SHIFT 14 >> +#define SENINF2_CSI2_INT_EN_GS_MASK (0x1 << 14) >> +#define SENINF2_CSI2_INT_EN_FE_SHIFT 15 >> +#define SENINF2_CSI2_INT_EN_FE_MASK (0x1 << 15) >> +#define SENINF2_CSI2_INT_EN_ERR_FRAME_SYNC_S0_SHIFT 16 >> +#define SENINF2_CSI2_INT_EN_ERR_FRAME_SYNC_S0_MASK (0x1 << 16) >> +#define SENINF2_CSI2_INT_EN_ERR_FRAME_SYNC_S1_SHIFT 17 >> +#define SENINF2_CSI2_INT_EN_ERR_FRAME_SYNC_S1_MASK (0x1 << 17) >> +#define SENINF2_CSI2_INT_EN_ERR_FRAME_SYNC_S2_SHIFT 18 >> +#define SENINF2_CSI2_INT_EN_ERR_FRAME_SYNC_S2_MASK (0x1 << 18) >> +#define SENINF2_CSI2_INT_EN_ERR_FRAME_SYNC_S3_SHIFT 19 >> +#define SENINF2_CSI2_INT_EN_ERR_FRAME_SYNC_S3_MASK (0x1 << 19) >> +#define SENINF2_CSI2_INT_EN_ERR_FRAME_SYNC_S4_SHIFT 20 >> +#define SENINF2_CSI2_INT_EN_ERR_FRAME_SYNC_S4_MASK (0x1 << 20) >> +#define SENINF2_CSI2_INT_EN_ERR_FRAME_SYNC_S5_SHIFT 21 >> +#define SENINF2_CSI2_INT_EN_ERR_FRAME_SYNC_S5_MASK (0x1 << 21) >> +#define SENINF2_CSI2_INT_EN_ERR_LANE_RESYNC_SHIFT 22 >> +#define SENINF2_CSI2_INT_EN_ERR_LANE_RESYNC_MASK (0x1 << 22) >> +#define SENINF2_CSI2_INT_EN_ERR_FRAME_SYNC_S6_SHIFT 23 >> +#define SENINF2_CSI2_INT_EN_ERR_FRAME_SYNC_S6_MASK (0x1 << 23) >> +#define SENINF2_CSI2_INT_EN_ERR_FRAME_SYNC_S7_SHIFT 24 >> +#define SENINF2_CSI2_INT_EN_ERR_FRAME_SYNC_S7_MASK (0x1 << 24) >> +#define SENINF2_CSI2_INT_EN_TRIO0_ESCAPE_CODE_DETECT_SHIFT 26 >> +#define SENINF2_CSI2_INT_EN_TRIO0_ESCAPE_CODE_DETECT_MASK (0x1 << 26) >> +#define SENINF2_CSI2_INT_EN_TRIO1_ESCAPE_CODE_DETECT_SHIFT 27 >> +#define SENINF2_CSI2_INT_EN_TRIO1_ESCAPE_CODE_DETECT_MASK (0x1 << 27) >> +#define SENINF2_CSI2_INT_EN_TRIO2_ESCAPE_CODE_DETECT_SHIFT 28 >> +#define SENINF2_CSI2_INT_EN_TRIO2_ESCAPE_CODE_DETECT_MASK (0x1 << 28) >> +#define SENINF2_CSI2_INT_EN_TRIO3_ESCAPE_CODE_DETECT_SHIFT 29 >> +#define SENINF2_CSI2_INT_EN_TRIO3_ESCAPE_CODE_DETECT_MASK (0x1 << 29) >> +#define SENINF2_CSI2_INT_EN_MERGE_FIFO_AF_SHIFT 30 >> +#define SENINF2_CSI2_INT_EN_MERGE_FIFO_AF_MASK (0x1 << 30) >> +#define SENINF2_CSI2_INT_EN_INT_WCLR_EN_SHIFT 31 >> +#define SENINF2_CSI2_INT_EN_INT_WCLR_EN_MASK (0x1 << 31) >> +#define SENINF2_CSI2_INT_STATUS 0x1A14 >> +#define SENINF2_CSI2_INT_STATUS_ERR_FRAME_SYNC_STA_SHIFT 0 >> +#define SENINF2_CSI2_INT_STATUS_ERR_FRAME_SYNC_STA_MASK (0x1 << 0) >> +#define SENINF2_CSI2_INT_STATUS_ERR_ID_STA_SHIFT 1 >> +#define SENINF2_CSI2_INT_STATUS_ERR_ID_STA_MASK (0x1 << 1) >> +#define SENINF2_CSI2_INT_STATUS_ERR_ECC_NO_ERROR_STA_SHIFT 2 >> +#define SENINF2_CSI2_INT_STATUS_ERR_ECC_NO_ERROR_STA_MASK (0x1 << 2) >> +#define SENINF2_CSI2_INT_STATUS_ERR_ECC_CORRECTED_STA_SHIFT 3 >> +#define SENINF2_CSI2_INT_STATUS_ERR_ECC_CORRECTED_STA_MASK (0x1 << 3) >> +#define SENINF2_CSI2_INT_STATUS_ERR_ECC_DOUBLE_STA_SHIFT 4 >> +#define SENINF2_CSI2_INT_STATUS_ERR_ECC_DOUBLE_STA_MASK (0x1 << 4) >> +#define SENINF2_CSI2_INT_STATUS_ERR_CRC_STA_SHIFT 5 >> +#define SENINF2_CSI2_INT_STATUS_ERR_CRC_STA_MASK (0x1 << 5) >> +#define SENINF2_CSI2_INT_STATUS_ERR_MULTI_LANE_SYNC_STA_SHIFT 7 >> +#define SENINF2_CSI2_INT_STATUS_ERR_MULTI_LANE_SYNC_STA_MASK (0x1 << 7) >> +#define SENINF2_CSI2_INT_STATUS_ERR_SOT_SYNC_HS_LNRD0_STA_SHIFT 8 >> +#define SENINF2_CSI2_INT_STATUS_ERR_SOT_SYNC_HS_LNRD0_STA_MASK (0x1 << 8) >> +#define SENINF2_CSI2_INT_STATUS_ERR_SOT_SYNC_HS_LNRD1_STA_SHIFT 9 >> +#define SENINF2_CSI2_INT_STATUS_ERR_SOT_SYNC_HS_LNRD1_STA_MASK (0x1 << 9) >> +#define SENINF2_CSI2_INT_STATUS_ERR_SOT_SYNC_HS_LNRD2_STA_SHIFT 10 >> +#define SENINF2_CSI2_INT_STATUS_ERR_SOT_SYNC_HS_LNRD2_STA_MASK (0x1 << 10) >> +#define SENINF2_CSI2_INT_STATUS_ERR_SOT_SYNC_HS_LNRD3_STA_SHIFT 11 >> +#define SENINF2_CSI2_INT_STATUS_ERR_SOT_SYNC_HS_LNRD3_STA_MASK (0x1 << 11) >> +#define SENINF2_CSI2_INT_STATUS_FS_STA_SHIFT 12 >> +#define SENINF2_CSI2_INT_STATUS_FS_STA_MASK (0x1 << 12) >> +#define SENINF2_CSI2_INT_STATUS_LS_STA_SHIFT 13 >> +#define SENINF2_CSI2_INT_STATUS_LS_STA_MASK (0x1 << 13) >> +#define SENINF2_CSI2_INT_STATUS_GS_STA_SHIFT 14 >> +#define SENINF2_CSI2_INT_STATUS_GS_STA_MASK (0x1 << 14) >> +#define SENINF2_CSI2_INT_STATUS_FE_STA_SHIFT 15 >> +#define SENINF2_CSI2_INT_STATUS_FE_STA_MASK (0x1 << 15) >> +#define SENINF2_CSI2_INT_STATUS_ERR_FRAME_SYNC_S0_STA_SHIFT 16 >> +#define SENINF2_CSI2_INT_STATUS_ERR_FRAME_SYNC_S0_STA_MASK (0x1 << 16) >> +#define SENINF2_CSI2_INT_STATUS_ERR_FRAME_SYNC_S1_STA_SHIFT 17 >> +#define SENINF2_CSI2_INT_STATUS_ERR_FRAME_SYNC_S1_STA_MASK (0x1 << 17) >> +#define SENINF2_CSI2_INT_STATUS_ERR_FRAME_SYNC_S2_STA_SHIFT 18 >> +#define SENINF2_CSI2_INT_STATUS_ERR_FRAME_SYNC_S2_STA_MASK (0x1 << 18) >> +#define SENINF2_CSI2_INT_STATUS_ERR_FRAME_SYNC_S3_STA_SHIFT 19 >> +#define SENINF2_CSI2_INT_STATUS_ERR_FRAME_SYNC_S3_STA_MASK (0x1 << 19) >> +#define SENINF2_CSI2_INT_STATUS_ERR_FRAME_SYNC_S4_STA_SHIFT 20 >> +#define SENINF2_CSI2_INT_STATUS_ERR_FRAME_SYNC_S4_STA_MASK (0x1 << 20) >> +#define SENINF2_CSI2_INT_STATUS_ERR_FRAME_SYNC_S5_STA_SHIFT 21 >> +#define SENINF2_CSI2_INT_STATUS_ERR_FRAME_SYNC_S5_STA_MASK (0x1 << 21) >> +#define SENINF2_CSI2_INT_STATUS_ERR_LANE_RESYNC_STA_SHIFT 22 >> +#define SENINF2_CSI2_INT_STATUS_ERR_LANE_RESYNC_STA_MASK (0x1 << 22) >> +#define SENINF2_CSI2_INT_STATUS_ERR_FRAME_SYNC_S6_STA_SHIFT 23 >> +#define SENINF2_CSI2_INT_STATUS_ERR_FRAME_SYNC_S6_STA_MASK (0x1 << 23) >> +#define SENINF2_CSI2_INT_STATUS_ERR_FRAME_SYNC_S7_STA_SHIFT 24 >> +#define SENINF2_CSI2_INT_STATUS_ERR_FRAME_SYNC_S7_STA_MASK (0x1 << 24) >> +#define SENINF2_CSI2_INT_STATUS_TRIO0_ESCAPE_CODE_DETECT_STA_SHIFT 26 >> +#define SENINF2_CSI2_INT_STATUS_TRIO0_ESCAPE_CODE_DETECT_STA_MASK (0x1 << 26) >> +#define SENINF2_CSI2_INT_STATUS_TRIO1_ESCAPE_CODE_DETECT_STA_SHIFT 27 >> +#define SENINF2_CSI2_INT_STATUS_TRIO1_ESCAPE_CODE_DETECT_STA_MASK (0x1 << 27) >> +#define SENINF2_CSI2_INT_STATUS_TRIO2_ESCAPE_CODE_DETECT_STA_SHIFT 28 >> +#define SENINF2_CSI2_INT_STATUS_TRIO2_ESCAPE_CODE_DETECT_STA_MASK (0x1 << 28) >> +#define SENINF2_CSI2_INT_STATUS_TRIO3_ESCAPE_CODE_DETECT_STA_SHIFT 29 >> +#define SENINF2_CSI2_INT_STATUS_TRIO3_ESCAPE_CODE_DETECT_STA_MASK (0x1 << 29) >> +#define SENINF2_CSI2_INT_STATUS_MERGE_FIFO_AF_SHIFT 30 >> +#define SENINF2_CSI2_INT_STATUS_MERGE_FIFO_AF_MASK (0x1 << 30) >> +#define SENINF2_CSI2_DGB_SEL 0x1A18 >> +#define SENINF2_CSI2_DGB_SEL_DEBUG_SEL_SHIFT 0 >> +#define SENINF2_CSI2_DGB_SEL_DEBUG_SEL_MASK (0xff << 0) >> +#define SENINF2_CSI2_DGB_SEL_DEBUG_EN_SHIFT 31 >> +#define SENINF2_CSI2_DGB_SEL_DEBUG_EN_MASK (0x1 << 31) >> +#define SENINF2_CSI2_DBG_PORT 0x1A1C >> +#define SENINF2_CSI2_DBG_PORT_CTL_DBG_PORT_SHIFT 0 >> +#define SENINF2_CSI2_DBG_PORT_CTL_DBG_PORT_MASK (0xffff << 0) >> +#define SENINF2_CSI2_SPARE0 0x1A20 >> +#define SENINF2_CSI2_SPARE0_SPARE0_SHIFT 0 >> +#define SENINF2_CSI2_SPARE0_SPARE0_MASK (0xffffffff << 0) >> +#define SENINF2_CSI2_SPARE1 0x1A24 >> +#define SENINF2_CSI2_SPARE1_SPARE1_SHIFT 0 >> +#define SENINF2_CSI2_SPARE1_SPARE1_MASK (0xffffffff << 0) >> +#define SENINF2_CSI2_LNRC_FSM 0x1A28 >> +#define SENINF2_CSI2_LNRC_FSM_LNRC_RX_FSM_SHIFT 0 >> +#define SENINF2_CSI2_LNRC_FSM_LNRC_RX_FSM_MASK (0x3f << 0) >> +#define SENINF2_CSI2_LNRD_FSM 0x1A2C >> +#define SENINF2_CSI2_LNRD_FSM_LNRD0_RX_FSM_SHIFT 0 >> +#define SENINF2_CSI2_LNRD_FSM_LNRD0_RX_FSM_MASK (0x7f << 0) >> +#define SENINF2_CSI2_LNRD_FSM_LNRD1_RX_FSM_SHIFT 8 >> +#define SENINF2_CSI2_LNRD_FSM_LNRD1_RX_FSM_MASK (0x7f << 8) >> +#define SENINF2_CSI2_LNRD_FSM_LNRD2_RX_FSM_SHIFT 16 >> +#define SENINF2_CSI2_LNRD_FSM_LNRD2_RX_FSM_MASK (0x7f << 16) >> +#define SENINF2_CSI2_LNRD_FSM_LNRD3_RX_FSM_SHIFT 24 >> +#define SENINF2_CSI2_LNRD_FSM_LNRD3_RX_FSM_MASK (0x7f << 24) >> +#define SENINF2_CSI2_FRAME_LINE_NUM 0x1A30 >> +#define SENINF2_CSI2_FRAME_LINE_NUM_FRAME_NUM_SHIFT 0 >> +#define SENINF2_CSI2_FRAME_LINE_NUM_FRAME_NUM_MASK (0xffff << 0) >> +#define SENINF2_CSI2_FRAME_LINE_NUM_LINE_NUM_SHIFT 16 >> +#define SENINF2_CSI2_FRAME_LINE_NUM_LINE_NUM_MASK (0xffff << 16) >> +#define SENINF2_CSI2_GENERIC_SHORT 0x1A34 >> +#define SENINF2_CSI2_GENERIC_SHORT_GENERIC_SHORT_PACKET_DT_SHIFT 0 >> +#define SENINF2_CSI2_GENERIC_SHORT_GENERIC_SHORT_PACKET_DT_MASK (0x3f << 0) >> +#define SENINF2_CSI2_GENERIC_SHORT_GENERIC_SHORT_PACKET_DATA_SHIFT 16 >> +#define SENINF2_CSI2_GENERIC_SHORT_GENERIC_SHORT_PACKET_DATA_MASK \ >> +(0xffff << 16) >> +#define SENINF2_CSI2_HSRX_DBG 0x1A38 >> +#define SENINF2_CSI2_HSRX_DBG_DATA_LANE0_HSRX_EN_SHIFT 0 >> +#define SENINF2_CSI2_HSRX_DBG_DATA_LANE0_HSRX_EN_MASK (0x1 << 0) >> +#define SENINF2_CSI2_HSRX_DBG_DATA_LANE1_HSRX_EN_SHIFT 1 >> +#define SENINF2_CSI2_HSRX_DBG_DATA_LANE1_HSRX_EN_MASK (0x1 << 1) >> +#define SENINF2_CSI2_HSRX_DBG_DATA_LANE2_HSRX_EN_SHIFT 2 >> +#define SENINF2_CSI2_HSRX_DBG_DATA_LANE2_HSRX_EN_MASK (0x1 << 2) >> +#define SENINF2_CSI2_HSRX_DBG_DATA_LANE3_HSRX_EN_SHIFT 3 >> +#define SENINF2_CSI2_HSRX_DBG_DATA_LANE3_HSRX_EN_MASK (0x1 << 3) >> +#define SENINF2_CSI2_HSRX_DBG_CLOCK_LANE_HSRX_EN_SHIFT 4 >> +#define SENINF2_CSI2_HSRX_DBG_CLOCK_LANE_HSRX_EN_MASK (0x1 << 4) >> +#define SENINF2_CSI2_DI 0x1A3C >> +#define SENINF2_CSI2_DI_VC0_SHIFT 0 >> +#define SENINF2_CSI2_DI_VC0_MASK (0x3 << 0) >> +#define SENINF2_CSI2_DI_DT0_SHIFT 2 >> +#define SENINF2_CSI2_DI_DT0_MASK (0x3f << 2) >> +#define SENINF2_CSI2_DI_VC1_SHIFT 8 >> +#define SENINF2_CSI2_DI_VC1_MASK (0x3 << 8) >> +#define SENINF2_CSI2_DI_DT1_SHIFT 10 >> +#define SENINF2_CSI2_DI_DT1_MASK (0x3f << 10) >> +#define SENINF2_CSI2_DI_VC2_SHIFT 16 >> +#define SENINF2_CSI2_DI_VC2_MASK (0x3 << 16) >> +#define SENINF2_CSI2_DI_DT2_SHIFT 18 >> +#define SENINF2_CSI2_DI_DT2_MASK (0x3f << 18) >> +#define SENINF2_CSI2_DI_VC3_SHIFT 24 >> +#define SENINF2_CSI2_DI_VC3_MASK (0x3 << 24) >> +#define SENINF2_CSI2_DI_DT3_SHIFT 26 >> +#define SENINF2_CSI2_DI_DT3_MASK (0x3f << 26) >> +#define SENINF2_CSI2_HS_TRAIL 0x1A40 >> +#define SENINF2_CSI2_HS_TRAIL_HS_TRAIL_PARAMETER_SHIFT 0 >> +#define SENINF2_CSI2_HS_TRAIL_HS_TRAIL_PARAMETER_MASK (0xff << 0) >> +#define SENINF2_CSI2_DI_CTRL 0x1A44 >> +#define SENINF2_CSI2_DI_CTRL_VC0_INTERLEAVING_SHIFT 0 >> +#define SENINF2_CSI2_DI_CTRL_VC0_INTERLEAVING_MASK (0x1 << 0) >> +#define SENINF2_CSI2_DI_CTRL_DT0_INTERLEAVING_SHIFT 1 >> +#define SENINF2_CSI2_DI_CTRL_DT0_INTERLEAVING_MASK (0x3 << 1) >> +#define SENINF2_CSI2_DI_CTRL_VC1_INTERLEAVING_SHIFT 8 >> +#define SENINF2_CSI2_DI_CTRL_VC1_INTERLEAVING_MASK (0x1 << 8) >> +#define SENINF2_CSI2_DI_CTRL_DT1_INTERLEAVING_SHIFT 9 >> +#define SENINF2_CSI2_DI_CTRL_DT1_INTERLEAVING_MASK (0x3 << 9) >> +#define SENINF2_CSI2_DI_CTRL_VC2_INTERLEAVING_SHIFT 16 >> +#define SENINF2_CSI2_DI_CTRL_VC2_INTERLEAVING_MASK (0x1 << 16) >> +#define SENINF2_CSI2_DI_CTRL_DT2_INTERLEAVING_SHIFT 17 >> +#define SENINF2_CSI2_DI_CTRL_DT2_INTERLEAVING_MASK (0x3 << 17) >> +#define SENINF2_CSI2_DI_CTRL_VC3_INTERLEAVING_SHIFT 24 >> +#define SENINF2_CSI2_DI_CTRL_VC3_INTERLEAVING_MASK (0x1 << 24) >> +#define SENINF2_CSI2_DI_CTRL_DT3_INTERLEAVING_SHIFT 25 >> +#define SENINF2_CSI2_DI_CTRL_DT3_INTERLEAVING_MASK (0x3 << 25) >> +#define SENINF2_CSI2_DETECT_CON1 0x1A4C >> +#define SENINF2_CSI2_DETECT_CON1_DETECT_SYNC_DISABLE_SHIFT 0 >> +#define SENINF2_CSI2_DETECT_CON1_DETECT_SYNC_DISABLE_MASK (0x1 << 0) >> +#define SENINF2_CSI2_DETECT_CON1_DETECT_SYNC_MASK_SHIFT 1 >> +#define SENINF2_CSI2_DETECT_CON1_DETECT_SYNC_MASK_MASK (0x7f << 1) >> +#define SENINF2_CSI2_DETECT_CON1_SYNC_WORD_SHIFT 8 >> +#define SENINF2_CSI2_DETECT_CON1_SYNC_WORD_MASK (0x1fffff << 8) >> +#define SENINF2_CSI2_DETECT_CON2 0x1A50 >> +#define SENINF2_CSI2_DETECT_CON2_DETECT_ESCAPE_DISABLE_SHIFT 0 >> +#define SENINF2_CSI2_DETECT_CON2_DETECT_ESCAPE_DISABLE_MASK (0x1 << 0) >> +#define SENINF2_CSI2_DETECT_CON2_DETECT_ESCAPE_MASK_SHIFT 1 >> +#define SENINF2_CSI2_DETECT_CON2_DETECT_ESCAPE_MASK_MASK (0x7f << 1) >> +#define SENINF2_CSI2_DETECT_CON2_ESCAPE_WORD_SHIFT 8 >> +#define SENINF2_CSI2_DETECT_CON2_ESCAPE_WORD_MASK (0x1fffff << 8) >> +#define SENINF2_CSI2_DETECT_CON3 0x1A54 >> +#define SENINF2_CSI2_DETECT_CON3_DETECT_POST_DISABLE_SHIFT 0 >> +#define SENINF2_CSI2_DETECT_CON3_DETECT_POST_DISABLE_MASK (0x1 << 0) >> +#define SENINF2_CSI2_DETECT_CON3_DETECT_POST_MASK_SHIFT 1 >> +#define SENINF2_CSI2_DETECT_CON3_DETECT_POST_MASK_MASK (0x7f << 1) >> +#define SENINF2_CSI2_DETECT_CON3_POST_WORD_SHIFT 8 >> +#define SENINF2_CSI2_DETECT_CON3_POST_WORD_MASK (0x1fffff << 8) >> +#define SENINF2_CSI2_RLR0_CON0 0x1A58 >> +#define SENINF2_CSI2_RLR0_CON0_RLR0_PRBS_PATTERN_SEL_SHIFT 0 >> +#define SENINF2_CSI2_RLR0_CON0_RLR0_PRBS_PATTERN_SEL_MASK (0xff << 0) >> +#define SENINF2_CSI2_RLR0_CON0_RLR0_PRBS_SEED_0_SHIFT 8 >> +#define SENINF2_CSI2_RLR0_CON0_RLR0_PRBS_SEED_0_MASK (0xff << 8) >> +#define SENINF2_CSI2_RLR0_CON0_RLR0_PRBS_SEED_1_SHIFT 16 >> +#define SENINF2_CSI2_RLR0_CON0_RLR0_PRBS_SEED_1_MASK (0xff << 16) >> +#define SENINF2_CSI2_RLR0_CON0_RLR0_PRBS_SEED_2_SHIFT 24 >> +#define SENINF2_CSI2_RLR0_CON0_RLR0_PRBS_SEED_2_MASK (0xff << 24) >> +#define SENINF2_CSI2_RLR1_CON0 0x1A5C >> +#define SENINF2_CSI2_RLR1_CON0_RLR1_PRBS_PATTERN_SEL_SHIFT 0 >> +#define SENINF2_CSI2_RLR1_CON0_RLR1_PRBS_PATTERN_SEL_MASK (0xff << 0) >> +#define SENINF2_CSI2_RLR1_CON0_RLR1_PRBS_SEED_0_SHIFT 8 >> +#define SENINF2_CSI2_RLR1_CON0_RLR1_PRBS_SEED_0_MASK (0xff << 8) >> +#define SENINF2_CSI2_RLR1_CON0_RLR1_PRBS_SEED_1_SHIFT 16 >> +#define SENINF2_CSI2_RLR1_CON0_RLR1_PRBS_SEED_1_MASK (0xff << 16) >> +#define SENINF2_CSI2_RLR1_CON0_RLR1_PRBS_SEED_2_SHIFT 24 >> +#define SENINF2_CSI2_RLR1_CON0_RLR1_PRBS_SEED_2_MASK (0xff << 24) >> +#define SENINF2_CSI2_RLR2_CON0 0x1A60 >> +#define SENINF2_CSI2_RLR2_CON0_RLR2_PRBS_PATTERN_SEL_SHIFT 0 >> +#define SENINF2_CSI2_RLR2_CON0_RLR2_PRBS_PATTERN_SEL_MASK (0xff << 0) >> +#define SENINF2_CSI2_RLR2_CON0_RLR2_PRBS_SEED_0_SHIFT 8 >> +#define SENINF2_CSI2_RLR2_CON0_RLR2_PRBS_SEED_0_MASK (0xff << 8) >> +#define SENINF2_CSI2_RLR2_CON0_RLR2_PRBS_SEED_1_SHIFT 16 >> +#define SENINF2_CSI2_RLR2_CON0_RLR2_PRBS_SEED_1_MASK (0xff << 16) >> +#define SENINF2_CSI2_RLR2_CON0_RLR2_PRBS_SEED_2_SHIFT 24 >> +#define SENINF2_CSI2_RLR2_CON0_RLR2_PRBS_SEED_2_MASK (0xff << 24) >> +#define SENINF2_CSI2_RLR_CON0 0x1A64 >> +#define SENINF2_CSI2_RLR_CON0_RLRN_PRBS_PATTERN_SEL_SHIFT 0 >> +#define SENINF2_CSI2_RLR_CON0_RLRN_PRBS_PATTERN_SEL_MASK (0xff << 0) >> +#define SENINF2_CSI2_RLR_CON0_RLRN_PRBS_SEED_0_SHIFT 8 >> +#define SENINF2_CSI2_RLR_CON0_RLRN_PRBS_SEED_0_MASK (0xff << 8) >> +#define SENINF2_CSI2_RLR_CON0_RLRN_PRBS_SEED_1_SHIFT 16 >> +#define SENINF2_CSI2_RLR_CON0_RLRN_PRBS_SEED_1_MASK (0xff << 16) >> +#define SENINF2_CSI2_RLR_CON0_RLRN_PRBS_SEED_2_SHIFT 24 >> +#define SENINF2_CSI2_RLR_CON0_RLRN_PRBS_SEED_2_MASK (0xff << 24) >> +#define SENINF2_CSI2_MUX_CON 0x1A68 >> +#define SENINF2_CSI2_MUX_CON_DPHY_RX_EXTERNAL_EN_SHIFT 0 >> +#define SENINF2_CSI2_MUX_CON_DPHY_RX_EXTERNAL_EN_MASK (0x1 << 0) >> +#define SENINF2_CSI2_MUX_CON_CPHY_TX_EXTERNAL_EN_SHIFT 1 >> +#define SENINF2_CSI2_MUX_CON_CPHY_TX_EXTERNAL_EN_MASK (0x1 << 1) >> +#define SENINF2_CSI2_MUX_CON_CPHY_RX_EXTERNAL_EN_SHIFT 2 >> +#define SENINF2_CSI2_MUX_CON_CPHY_RX_EXTERNAL_EN_MASK (0x1 << 2) >> +#define SENINF2_CSI2_MUX_CON_RLR_PATTERN_DELAY_EN_SHIFT 3 >> +#define SENINF2_CSI2_MUX_CON_RLR_PATTERN_DELAY_EN_MASK (0x1 << 3) >> +#define SENINF2_CSI2_MUX_CON_POST_PACKET_IGNORE_EN_SHIFT 4 >> +#define SENINF2_CSI2_MUX_CON_POST_PACKET_IGNORE_EN_MASK (0x1 << 4) >> +#define SENINF2_CSI2_DETECT_DBG0 0x1A6C >> +#define SENINF2_CSI2_DETECT_DBG0_DETECT_SYNC_LANE0_ST_SHIFT 0 >> +#define SENINF2_CSI2_DETECT_DBG0_DETECT_SYNC_LANE0_ST_MASK (0x1 << 0) >> +#define SENINF2_CSI2_DETECT_DBG0_DETECT_ESCAPE_LANE0_ST_SHIFT 1 >> +#define SENINF2_CSI2_DETECT_DBG0_DETECT_ESCAPE_LANE0_ST_MASK (0x1 << 1) >> +#define SENINF2_CSI2_DETECT_DBG0_DETECT_POST_LANE0_ST_SHIFT 2 >> +#define SENINF2_CSI2_DETECT_DBG0_DETECT_POST_LANE0_ST_MASK (0x1 << 2) >> +#define SENINF2_CSI2_DETECT_DBG0_POSITION_SYNC_LANE0_ST_SHIFT 3 >> +#define SENINF2_CSI2_DETECT_DBG0_POSITION_SYNC_LANE0_ST_MASK (0xf << 3) >> +#define SENINF2_CSI2_DETECT_DBG0_POSITION_ESCAPE_LANE0_ST_SHIFT 7 >> +#define SENINF2_CSI2_DETECT_DBG0_POSITION_ESCAPE_LANE0_ST_MASK (0xf << 7) >> +#define SENINF2_CSI2_DETECT_DBG0_DETECT_SYNC_LANE1_ST_SHIFT 12 >> +#define SENINF2_CSI2_DETECT_DBG0_DETECT_SYNC_LANE1_ST_MASK (0x1 << 12) >> +#define SENINF2_CSI2_DETECT_DBG0_DETECT_ESCAPE_LANE1_ST_SHIFT 13 >> +#define SENINF2_CSI2_DETECT_DBG0_DETECT_ESCAPE_LANE1_ST_MASK (0x1 << 13) >> +#define SENINF2_CSI2_DETECT_DBG0_DETECT_POST_LANE1_ST_SHIFT 14 >> +#define SENINF2_CSI2_DETECT_DBG0_DETECT_POST_LANE1_ST_MASK (0x1 << 14) >> +#define SENINF2_CSI2_DETECT_DBG0_POSITION_SYNC_LANE1_ST_SHIFT 15 >> +#define SENINF2_CSI2_DETECT_DBG0_POSITION_SYNC_LANE1_ST_MASK (0xf << 15) >> +#define SENINF2_CSI2_DETECT_DBG0_POSITION_ESCAPE_LANE1_ST_SHIFT 19 >> +#define SENINF2_CSI2_DETECT_DBG0_POSITION_ESCAPE_LANE1_ST_MASK (0xf << 19) >> +#define SENINF2_CSI2_DETECT_DBG0_DETECT_SYNC_LANE2_ST_SHIFT 24 >> +#define SENINF2_CSI2_DETECT_DBG0_DETECT_SYNC_LANE2_ST_MASK (0x1 << 24) >> +#define SENINF2_CSI2_DETECT_DBG0_DETECT_ESCAPE_LANE2_ST_SHIFT 25 >> +#define SENINF2_CSI2_DETECT_DBG0_DETECT_ESCAPE_LANE2_ST_MASK (0x1 << 25) >> +#define SENINF2_CSI2_DETECT_DBG0_DETECT_POST_LANE2_ST_SHIFT 26 >> +#define SENINF2_CSI2_DETECT_DBG0_DETECT_POST_LANE2_ST_MASK (0x1 << 26) >> +#define SENINF2_CSI2_DETECT_DBG0_POSITION_SYNC_LANE2_ST_SHIFT 27 >> +#define SENINF2_CSI2_DETECT_DBG0_POSITION_SYNC_LANE2_ST_MASK (0xf << 27) >> +#define SENINF2_CSI2_DETECT_DBG1 0x1A70 >> +#define SENINF2_CSI2_DETECT_DBG1_POSITION_ESCAPE_LANE2_ST_SHIFT 0 >> +#define SENINF2_CSI2_DETECT_DBG1_POSITION_ESCAPE_LANE2_ST_MASK (0xf << 0) >> +#define SENINF2_CSI2_RESYNC_MERGE_CTL 0x1A74 >> +#define SENINF2_CSI2_RESYNC_MERGE_CTL_CPHY_LANE_RESYNC_CNT_SHIFT 0 >> +#define SENINF2_CSI2_RESYNC_MERGE_CTL_CPHY_LANE_RESYNC_CNT_MASK (0x7 << 0) >> +#define SENINF2_CSI2_RESYNC_MERGE_CTL_LANE_RESYNC_FLUSH_EN_SHIFT 8 >> +#define SENINF2_CSI2_RESYNC_MERGE_CTL_LANE_RESYNC_FLUSH_EN_MASK (0x1 << 8) >> +#define SENINF2_CSI2_RESYNC_MERGE_CTL_LANE_RESYNC_DATAOUT_OPTION_SHIFT 9 >> +#define SENINF2_CSI2_RESYNC_MERGE_CTL_LANE_RESYNC_DATAOUT_OPTION_MASK \ >> +(0x1 << 9) >> +#define SENINF2_CSI2_RESYNC_MERGE_CTL_BYPASS_LANE_RESYNC_SHIFT 10 >> +#define SENINF2_CSI2_RESYNC_MERGE_CTL_BYPASS_LANE_RESYNC_MASK (0x1 << 10) >> +#define SENINF2_CSI2_RESYNC_MERGE_CTL_CDPHY_SEL_SHIFT 11 >> +#define SENINF2_CSI2_RESYNC_MERGE_CTL_CDPHY_SEL_MASK (0x1 << 11) >> +#define SENINF2_CSI2_CTRL_TRIO_MUX 0x1A78 >> +#define SENINF2_CSI2_CTRL_TRIO_MUX_TRIO0_MUX_SHIFT 0 >> +#define SENINF2_CSI2_CTRL_TRIO_MUX_TRIO0_MUX_MASK (0x7 << 0) >> +#define SENINF2_CSI2_CTRL_TRIO_MUX_TRIO1_MUX_SHIFT 3 >> +#define SENINF2_CSI2_CTRL_TRIO_MUX_TRIO1_MUX_MASK (0x7 << 3) >> +#define SENINF2_CSI2_CTRL_TRIO_MUX_TRIO2_MUX_SHIFT 6 >> +#define SENINF2_CSI2_CTRL_TRIO_MUX_TRIO2_MUX_MASK (0x7 << 6) >> +#define SENINF2_CSI2_CTRL_TRIO_MUX_TRIO3_MUX_SHIFT 9 >> +#define SENINF2_CSI2_CTRL_TRIO_MUX_TRIO3_MUX_MASK (0x7 << 9) >> +#define SENINF2_CSI2_CTRL_TRIO_CON 0x1A7C >> +#define SENINF2_CSI2_CTRL_TRIO_CON_TRIO0_LPRX_EN_SHIFT 0 >> +#define SENINF2_CSI2_CTRL_TRIO_CON_TRIO0_LPRX_EN_MASK (0x1 << 0) >> +#define SENINF2_CSI2_CTRL_TRIO_CON_TRIO0_HSRX_EN_SHIFT 1 >> +#define SENINF2_CSI2_CTRL_TRIO_CON_TRIO0_HSRX_EN_MASK (0x1 << 1) >> +#define SENINF2_CSI2_CTRL_TRIO_CON_TRIO1_LPRX_EN_SHIFT 2 >> +#define SENINF2_CSI2_CTRL_TRIO_CON_TRIO1_LPRX_EN_MASK (0x1 << 2) >> +#define SENINF2_CSI2_CTRL_TRIO_CON_TRIO1_HSRX_EN_SHIFT 3 >> +#define SENINF2_CSI2_CTRL_TRIO_CON_TRIO1_HSRX_EN_MASK (0x1 << 3) >> +#define SENINF2_CSI2_CTRL_TRIO_CON_TRIO2_LPRX_EN_SHIFT 4 >> +#define SENINF2_CSI2_CTRL_TRIO_CON_TRIO2_LPRX_EN_MASK (0x1 << 4) >> +#define SENINF2_CSI2_CTRL_TRIO_CON_TRIO2_HSRX_EN_SHIFT 5 >> +#define SENINF2_CSI2_CTRL_TRIO_CON_TRIO2_HSRX_EN_MASK (0x1 << 5) >> +#define SENINF2_CSI2_CTRL_TRIO_CON_TRIO3_LPRX_EN_SHIFT 6 >> +#define SENINF2_CSI2_CTRL_TRIO_CON_TRIO3_LPRX_EN_MASK (0x1 << 6) >> +#define SENINF2_CSI2_CTRL_TRIO_CON_TRIO3_HSRX_EN_SHIFT 7 >> +#define SENINF2_CSI2_CTRL_TRIO_CON_TRIO3_HSRX_EN_MASK (0x1 << 7) >> +#define SENINF2_FIX_ADDR_CPHY0_DBG 0x1A80 >> +#define SENINF2_FIX_ADDR_CPHY0_DBG_ERROR_COUNT_CPHY0_SHIFT 16 >> +#define SENINF2_FIX_ADDR_CPHY0_DBG_ERROR_COUNT_CPHY0_MASK (0xff << 16) >> +#define SENINF2_FIX_ADDR_CPHY0_DBG_WORD_COUNT_OVER_FLOAT_CPHY0_SHIFT 24 >> +#define SENINF2_FIX_ADDR_CPHY0_DBG_WORD_COUNT_OVER_FLOAT_CPHY0_MASK (0x1 << 24) >> +#define SENINF2_FIX_ADDR_CPHY1_DBG 0x1A84 >> +#define SENINF2_FIX_ADDR_CPHY1_DBG_ERROR_COUNT_CPHY1_SHIFT 16 >> +#define SENINF2_FIX_ADDR_CPHY1_DBG_ERROR_COUNT_CPHY1_MASK (0xff << 16) >> +#define SENINF2_FIX_ADDR_CPHY1_DBG_WORD_COUNT_OVER_FLOAT_CPHY1_SHIFT 24 >> +#define SENINF2_FIX_ADDR_CPHY1_DBG_WORD_COUNT_OVER_FLOAT_CPHY1_MASK (0x1 << 24) >> +#define SENINF2_FIX_ADDR_CPHY2_DBG 0x1A88 >> +#define SENINF2_FIX_ADDR_CPHY2_DBG_ERROR_COUNT_CPHY2_SHIFT 16 >> +#define SENINF2_FIX_ADDR_CPHY2_DBG_ERROR_COUNT_CPHY2_MASK (0xff << 16) >> +#define SENINF2_FIX_ADDR_CPHY2_DBG_WORD_COUNT_OVER_FLOAT_CPHY2_SHIFT 24 >> +#define SENINF2_FIX_ADDR_CPHY2_DBG_WORD_COUNT_OVER_FLOAT_CPHY2_MASK (0x1 << 24) >> +#define SENINF2_FIX_ADDR_DBG 0x1A8C >> +#define SENINF2_FIX_ADDR_DBG_ERROR_COUNT_SHIFT 16 >> +#define SENINF2_FIX_ADDR_DBG_ERROR_COUNT_MASK (0xff << 16) >> +#define SENINF2_FIX_ADDR_DBG_WORD_COUNT_OVER_FLOAT_SHIFT 24 >> +#define SENINF2_FIX_ADDR_DBG_WORD_COUNT_OVER_FLOAT_MASK (0x1 << 24) >> +#define SENINF2_WIRE_STATE_DECODE_CPHY0_DBG0 0x1A90 >> +#define SENINF2_WIRE_STATE_DECODE_CPHY0_DBG0_SYMBOL_STREAM0_CPHY0_SHIFT 0 >> +#define SENINF2_WIRE_STATE_DECODE_CPHY0_DBG0_SYMBOL_STREAM0_CPHY0_MASK \ >> +(0xffffffff << 0) >> +#define SENINF2_WIRE_STATE_DECODE_CPHY0_DBG1 0x1A94 >> +#define SENINF2_WIRE_STATE_DECODE_CPHY0_DBG1_SYMBOL_STREAM1_CPHY0_SHIFT 0 >> +#define SENINF2_WIRE_STATE_DECODE_CPHY0_DBG1_SYMBOL_STREAM1_CPHY0_MASK \ >> +(0x3ff << 0) >> +#define SENINF2_WIRE_STATE_DECODE_CPHY0_DBG1_SYMBOL_STREAM_VALID_CPHY0_SHIFT 10 >> +#define SENINF2_WIRE_STATE_DECODE_CPHY0_DBG1_SYMBOL_STREAM_VALID_CPHY0_MASK \ >> +(0x1 << 10) >> +#define SENINF2_WIRE_STATE_DECODE_CPHY1_DBG0 0x1A98 >> +#define SENINF2_WIRE_STATE_DECODE_CPHY1_DBG0_SYMBOL_STREAM0_CPHY1_SHIFT 0 >> +#define SENINF2_WIRE_STATE_DECODE_CPHY1_DBG0_SYMBOL_STREAM0_CPHY1_MASK \ >> +(0xffffffff << 0) >> +#define SENINF2_WIRE_STATE_DECODE_CPHY1_DBG1 0x1A9C >> +#define SENINF2_WIRE_STATE_DECODE_CPHY1_DBG1_SYMBOL_STREAM1_CPHY1_SHIFT 0 >> +#define SENINF2_WIRE_STATE_DECODE_CPHY1_DBG1_SYMBOL_STREAM1_CPHY1_MASK \ >> +(0x3ff << 0) >> +#define SENINF2_WIRE_STATE_DECODE_CPHY1_DBG1_SYMBOL_STREAM_VALID_CPHY1_SHIFT 10 >> +#define SENINF2_WIRE_STATE_DECODE_CPHY1_DBG1_SYMBOL_STREAM_VALID_CPHY1_MASK \ >> +(0x1 << 10) >> +#define SENINF2_WIRE_STATE_DECODE_CPHY2_DBG0 0x1AA0 >> +#define SENINF2_WIRE_STATE_DECODE_CPHY2_DBG0_SYMBOL_STREAM0_CPHY2_SHIFT 0 >> +#define SENINF2_WIRE_STATE_DECODE_CPHY2_DBG0_SYMBOL_STREAM0_CPHY2_MASK \ >> +(0xffffffff << 0) >> +#define SENINF2_WIRE_STATE_DECODE_CPHY2_DBG1 0x1AA4 >> +#define SENINF2_WIRE_STATE_DECODE_CPHY2_DBG1_SYMBOL_STREAM1_CPHY2_SHIFT 0 >> +#define SENINF2_WIRE_STATE_DECODE_CPHY2_DBG1_SYMBOL_STREAM1_CPHY2_MASK \ >> +(0x3ff << 0) >> +#define SENINF2_WIRE_STATE_DECODE_CPHY2_DBG1_SYMBOL_STREAM_VALID_CPHY2_SHIFT 10 >> +#define SENINF2_WIRE_STATE_DECODE_CPHY2_DBG1_SYMBOL_STREAM_VALID_CPHY2_MASK \ >> +(0x1 << 10) >> +#define SENINF2_SYNC_RESYNC_CTL 0x1AA8 >> +#define SENINF2_SYNC_RESYNC_CTL_SYNC_DETECTION_SEL_SHIFT 0 >> +#define SENINF2_SYNC_RESYNC_CTL_SYNC_DETECTION_SEL_MASK (0x7 << 0) >> +#define SENINF2_SYNC_RESYNC_CTL_FLUSH_VALID_SHIFT 3 >> +#define SENINF2_SYNC_RESYNC_CTL_FLUSH_VALID_MASK (0x1 << 3) >> +#define SENINF2_POST_DETECT_CTL 0x1AAC >> +#define SENINF2_POST_DETECT_CTL_POST_DETECT_DISABLE_SHIFT 0 >> +#define SENINF2_POST_DETECT_CTL_POST_DETECT_DISABLE_MASK (0x1 << 0) >> +#define SENINF2_POST_DETECT_CTL_POST_EN_SHIFT 1 >> +#define SENINF2_POST_DETECT_CTL_POST_EN_MASK (0x1 << 1) >> +#define SENINF2_WIRE_STATE_DECODE_CONFIG 0x1AB0 >> +#define SENINF2_WIRE_STATE_DECODE_CONFIG_INIT_STATE_DECODE_SHIFT 0 >> +#define SENINF2_WIRE_STATE_DECODE_CONFIG_INIT_STATE_DECODE_MASK (0x7 << 0) >> +#define SENINF2_CSI2_CPHY_LNRD_FSM 0x1AB4 >> +#define SENINF2_CSI2_CPHY_LNRD_FSM_TRIO0_RX_FSM_SHIFT 8 >> +#define SENINF2_CSI2_CPHY_LNRD_FSM_TRIO0_RX_FSM_MASK (0x7f << 8) >> +#define SENINF2_CSI2_CPHY_LNRD_FSM_TRIO1_RX_FSM_SHIFT 16 >> +#define SENINF2_CSI2_CPHY_LNRD_FSM_TRIO1_RX_FSM_MASK (0x7f << 16) >> +#define SENINF2_CSI2_CPHY_LNRD_FSM_TRIO2_RX_FSM_SHIFT 24 >> +#define SENINF2_CSI2_CPHY_LNRD_FSM_TRIO2_RX_FSM_MASK (0x7f << 24) >> +#define SENINF2_FIX_ADDR_CPHY0_DBG0 0x1AB8 >> +#define SENINF2_FIX_ADDR_CPHY0_DBG0_WORD_COUNT_CPHY0_DBG0_SHIFT 0 >> +#define SENINF2_FIX_ADDR_CPHY0_DBG0_WORD_COUNT_CPHY0_DBG0_MASK \ >> +(0xffffffff << 0) >> +#define SENINF2_FIX_ADDR_CPHY0_DBG1 0x1ABC >> +#define SENINF2_FIX_ADDR_CPHY0_DBG1_WORD_COUNT_CPHY0_DBG1_SHIFT 0 >> +#define SENINF2_FIX_ADDR_CPHY0_DBG1_WORD_COUNT_CPHY0_DBG1_MASK (0xffff << 0) >> +#define SENINF2_FIX_ADDR_CPHY0_DBG1_ERROR_RECORD_CPHY0_DBG0_SHIFT 16 >> +#define SENINF2_FIX_ADDR_CPHY0_DBG1_ERROR_RECORD_CPHY0_DBG0_MASK (0xffff << 16) >> +#define SENINF2_FIX_ADDR_CPHY0_DBG2 0x1AC0 >> +#define SENINF2_FIX_ADDR_CPHY0_DBG2_ERROR_RECORD_CPHY0_DBG1_SHIFT 0 >> +#define SENINF2_FIX_ADDR_CPHY0_DBG2_ERROR_RECORD_CPHY0_DBG1_MASK \ >> +(0xffffffff << 0) >> +#define SENINF2_FIX_ADDR_CPHY1_DBG0 0x1AC4 >> +#define SENINF2_FIX_ADDR_CPHY1_DBG0_WORD_COUNT_CPHY1_DBG0_SHIFT 0 >> +#define SENINF2_FIX_ADDR_CPHY1_DBG0_WORD_COUNT_CPHY1_DBG0_MASK \ >> +(0xffffffff << 0) >> +#define SENINF2_FIX_ADDR_CPHY1_DBG1 0x1AC8 >> +#define SENINF2_FIX_ADDR_CPHY1_DBG1_WORD_COUNT_CPHY1_DBG1_SHIFT 0 >> +#define SENINF2_FIX_ADDR_CPHY1_DBG1_WORD_COUNT_CPHY1_DBG1_MASK (0xffff << 0) >> +#define SENINF2_FIX_ADDR_CPHY1_DBG1_ERROR_RECORD_CPHY1_DBG0_SHIFT 16 >> +#define SENINF2_FIX_ADDR_CPHY1_DBG1_ERROR_RECORD_CPHY1_DBG0_MASK (0xffff << 16) >> +#define SENINF2_FIX_ADDR_CPHY1_DBG2 0x1ACC >> +#define SENINF2_FIX_ADDR_CPHY1_DBG2_ERROR_RECORD_CPHY1_DBG1_SHIFT 0 >> +#define SENINF2_FIX_ADDR_CPHY1_DBG2_ERROR_RECORD_CPHY1_DBG1_MASK \ >> +(0xffffffff << 0) >> +#define SENINF2_FIX_ADDR_CPHY2_DBG0 0x1AD0 >> +#define SENINF2_FIX_ADDR_CPHY2_DBG0_WORD_COUNT_CPHY2_DBG0_SHIFT 0 >> +#define SENINF2_FIX_ADDR_CPHY2_DBG0_WORD_COUNT_CPHY2_DBG0_MASK \ >> +(0xffffffff << 0) >> +#define SENINF2_FIX_ADDR_CPHY2_DBG1 0x1AD4 >> +#define SENINF2_FIX_ADDR_CPHY2_DBG1_WORD_COUNT_CPHY2_DBG1_SHIFT 0 >> +#define SENINF2_FIX_ADDR_CPHY2_DBG1_WORD_COUNT_CPHY2_DBG1_MASK (0xffff << 0) >> +#define SENINF2_FIX_ADDR_CPHY2_DBG1_ERROR_RECORD_CPHY2_DBG0_SHIFT 16 >> +#define SENINF2_FIX_ADDR_CPHY2_DBG1_ERROR_RECORD_CPHY2_DBG0_MASK \ >> +(0xffff << 16) >> +#define SENINF2_FIX_ADDR_CPHY2_DBG2 0x1AD8 >> +#define SENINF2_FIX_ADDR_CPHY2_DBG2_ERROR_RECORD_CPHY2_DBG1_SHIFT 0 >> +#define SENINF2_FIX_ADDR_CPHY2_DBG2_ERROR_RECORD_CPHY2_DBG1_MASK \ >> +(0xffffffff << 0) >> +#define SENINF2_FIX_ADDR_DBG0 0x1ADC >> +#define SENINF2_FIX_ADDR_DBG0_WORD_COUNT_DBG0_SHIFT 0 >> +#define SENINF2_FIX_ADDR_DBG0_WORD_COUNT_DBG0_MASK (0xffffffff << 0) >> +#define SENINF2_FIX_ADDR_DBG1 0x1AE0 >> +#define SENINF2_FIX_ADDR_DBG1_WORD_COUNT_DBG1_SHIFT 0 >> +#define SENINF2_FIX_ADDR_DBG1_WORD_COUNT_DBG1_MASK (0xffff << 0) >> +#define SENINF2_FIX_ADDR_DBG1_ERROR_RECORD_DBG0_SHIFT 16 >> +#define SENINF2_FIX_ADDR_DBG1_ERROR_RECORD_DBG0_MASK (0xffff << 16) >> +#define SENINF2_FIX_ADDR_DBG2 0x1AE4 >> +#define SENINF2_FIX_ADDR_DBG2_ERROR_RECORD_DBG1_SHIFT 0 >> +#define SENINF2_FIX_ADDR_DBG2_ERROR_RECORD_DBG1_MASK (0xffffffff << 0) >> +#define SENINF2_CSI2_MODE 0x1AE8 >> +#define SENINF2_CSI2_MODE_CSR_CSI2_MODE_SHIFT 0 >> +#define SENINF2_CSI2_MODE_CSR_CSI2_MODE_MASK (0xff << 0) >> +#define SENINF2_CSI2_MODE_CSR_CSI2_HEADER_LEN_SHIFT 8 >> +#define SENINF2_CSI2_MODE_CSR_CSI2_HEADER_LEN_MASK (0x7 << 8) >> +#define SENINF2_CSI2_MODE_CSR_CPHY_DI_POS_SHIFT 16 >> +#define SENINF2_CSI2_MODE_CSR_CPHY_DI_POS_MASK (0xff << 16) >> +#define SENINF2_CSI2_MODE_CSR_CPHY_WC_POS_SHIFT 24 >> +#define SENINF2_CSI2_MODE_CSR_CPHY_WC_POS_MASK (0xff << 24) >> +#define SENINF2_CSI2_DI_EXT 0x1AF0 >> +#define SENINF2_CSI2_DI_EXT_VC4_SHIFT 0 >> +#define SENINF2_CSI2_DI_EXT_VC4_MASK (0x3 << 0) >> +#define SENINF2_CSI2_DI_EXT_DT4_SHIFT 2 >> +#define SENINF2_CSI2_DI_EXT_DT4_MASK (0x3f << 2) >> +#define SENINF2_CSI2_DI_EXT_VC5_SHIFT 8 >> +#define SENINF2_CSI2_DI_EXT_VC5_MASK (0x3 << 8) >> +#define SENINF2_CSI2_DI_EXT_DT5_SHIFT 10 >> +#define SENINF2_CSI2_DI_EXT_DT5_MASK (0x3f << 10) >> +#define SENINF2_CSI2_DI_CTRL_EXT 0x1AF4 >> +#define SENINF2_CSI2_DI_CTRL_EXT_VC4_INTERLEAVING_SHIFT 0 >> +#define SENINF2_CSI2_DI_CTRL_EXT_VC4_INTERLEAVING_MASK (0x1 << 0) >> +#define SENINF2_CSI2_DI_CTRL_EXT_DT4_INTERLEAVING_SHIFT 1 >> +#define SENINF2_CSI2_DI_CTRL_EXT_DT4_INTERLEAVING_MASK (0x3 << 1) >> +#define SENINF2_CSI2_DI_CTRL_EXT_VC5_INTERLEAVING_SHIFT 8 >> +#define SENINF2_CSI2_DI_CTRL_EXT_VC5_INTERLEAVING_MASK (0x1 << 8) >> +#define SENINF2_CSI2_DI_CTRL_EXT_DT5_INTERLEAVING_SHIFT 9 >> +#define SENINF2_CSI2_DI_CTRL_EXT_DT5_INTERLEAVING_MASK (0x3 << 9) >> +#define SENINF2_CSI2_CPHY_LOOPBACK 0x1AF8 >> +#define SENINF2_CSI2_CPHY_LOOPBACK_TRIGGER_SYNC_INIT_SHIFT 0 >> +#define SENINF2_CSI2_CPHY_LOOPBACK_TRIGGER_SYNC_INIT_MASK (0x1 << 0) >> +#define SENINF2_CSI2_CPHY_LOOPBACK_RELEASE_SYNC_INIT_SHIFT 1 >> +#define SENINF2_CSI2_CPHY_LOOPBACK_RELEASE_SYNC_INIT_MASK (0x1 << 1) >> +#define SENINF2_CSI2_PROGSEQ_0 0x1B00 >> +#define SENINF2_CSI2_PROGSEQ_0_PROGSEQ_S0_SHIFT 0 >> +#define SENINF2_CSI2_PROGSEQ_0_PROGSEQ_S0_MASK (0x7 << 0) >> +#define SENINF2_CSI2_PROGSEQ_0_PROGSEQ_S1_SHIFT 4 >> +#define SENINF2_CSI2_PROGSEQ_0_PROGSEQ_S1_MASK (0x7 << 4) >> +#define SENINF2_CSI2_PROGSEQ_0_PROGSEQ_S2_SHIFT 8 >> +#define SENINF2_CSI2_PROGSEQ_0_PROGSEQ_S2_MASK (0x7 << 8) >> +#define SENINF2_CSI2_PROGSEQ_0_PROGSEQ_S3_SHIFT 12 >> +#define SENINF2_CSI2_PROGSEQ_0_PROGSEQ_S3_MASK (0x7 << 12) >> +#define SENINF2_CSI2_PROGSEQ_0_PROGSEQ_S4_SHIFT 16 >> +#define SENINF2_CSI2_PROGSEQ_0_PROGSEQ_S4_MASK (0x7 << 16) >> +#define SENINF2_CSI2_PROGSEQ_0_PROGSEQ_S5_SHIFT 20 >> +#define SENINF2_CSI2_PROGSEQ_0_PROGSEQ_S5_MASK (0x7 << 20) >> +#define SENINF2_CSI2_PROGSEQ_0_PROGSEQ_S6_SHIFT 24 >> +#define SENINF2_CSI2_PROGSEQ_0_PROGSEQ_S6_MASK (0x7 << 24) >> +#define SENINF2_CSI2_PROGSEQ_0_PROGSEQ_S7_SHIFT 28 >> +#define SENINF2_CSI2_PROGSEQ_0_PROGSEQ_S7_MASK (0x7 << 28) >> +#define SENINF2_CSI2_PROGSEQ_1 0x1B04 >> +#define SENINF2_CSI2_PROGSEQ_1_PROGSEQ_S8_SHIFT 0 >> +#define SENINF2_CSI2_PROGSEQ_1_PROGSEQ_S8_MASK (0x7 << 0) >> +#define SENINF2_CSI2_PROGSEQ_1_PROGSEQ_S9_SHIFT 4 >> +#define SENINF2_CSI2_PROGSEQ_1_PROGSEQ_S9_MASK (0x7 << 4) >> +#define SENINF2_CSI2_PROGSEQ_1_PROGSEQ_S10_SHIFT 8 >> +#define SENINF2_CSI2_PROGSEQ_1_PROGSEQ_S10_MASK (0x7 << 8) >> +#define SENINF2_CSI2_PROGSEQ_1_PROGSEQ_S11_SHIFT 12 >> +#define SENINF2_CSI2_PROGSEQ_1_PROGSEQ_S11_MASK (0x7 << 12) >> +#define SENINF2_CSI2_PROGSEQ_1_PROGSEQ_S12_SHIFT 16 >> +#define SENINF2_CSI2_PROGSEQ_1_PROGSEQ_S12_MASK (0x7 << 16) >> +#define SENINF2_CSI2_PROGSEQ_1_PROGSEQ_S13_SHIFT 20 >> +#define SENINF2_CSI2_PROGSEQ_1_PROGSEQ_S13_MASK (0x7 << 20) >> +#define SENINF2_CSI2_INT_EN_EXT 0x1B10 >> +#define SENINF2_CSI2_INT_EN_EXT_DPHY0_RESYNC_FIFO_OVERFLOW_SHIFT 1 >> +#define SENINF2_CSI2_INT_EN_EXT_DPHY0_RESYNC_FIFO_OVERFLOW_MASK (0x1 << 1) >> +#define SENINF2_CSI2_INT_EN_EXT_DPHY1_RESYNC_FIFO_OVERFLOW_SHIFT 2 >> +#define SENINF2_CSI2_INT_EN_EXT_DPHY1_RESYNC_FIFO_OVERFLOW_MASK (0x1 << 2) >> +#define SENINF2_CSI2_INT_EN_EXT_DPHY2_RESYNC_FIFO_OVERFLOW_SHIFT 3 >> +#define SENINF2_CSI2_INT_EN_EXT_DPHY2_RESYNC_FIFO_OVERFLOW_MASK (0x1 << 3) >> +#define SENINF2_CSI2_INT_EN_EXT_DPHY3_RESYNC_FIFO_OVERFLOW_SHIFT 4 >> +#define SENINF2_CSI2_INT_EN_EXT_DPHY3_RESYNC_FIFO_OVERFLOW_MASK (0x1 << 4) >> +#define SENINF2_CSI2_INT_EN_EXT_ERR_SOT_SYNC_HS_TRIO0_SHIFT 8 >> +#define SENINF2_CSI2_INT_EN_EXT_ERR_SOT_SYNC_HS_TRIO0_MASK (0x1 << 8) >> +#define SENINF2_CSI2_INT_EN_EXT_ERR_SOT_SYNC_HS_TRIO1_SHIFT 9 >> +#define SENINF2_CSI2_INT_EN_EXT_ERR_SOT_SYNC_HS_TRIO1_MASK (0x1 << 9) >> +#define SENINF2_CSI2_INT_EN_EXT_ERR_SOT_SYNC_HS_TRIO2_SHIFT 10 >> +#define SENINF2_CSI2_INT_EN_EXT_ERR_SOT_SYNC_HS_TRIO2_MASK (0x1 << 10) >> +#define SENINF2_CSI2_INT_EN_EXT_ERR_SOT_SYNC_HS_TRIO3_SHIFT 11 >> +#define SENINF2_CSI2_INT_EN_EXT_ERR_SOT_SYNC_HS_TRIO3_MASK (0x1 << 11) >> +#define SENINF2_CSI2_INT_EN_EXT_INT_WCLR_EN_SHIFT 31 >> +#define SENINF2_CSI2_INT_EN_EXT_INT_WCLR_EN_MASK (0x1 << 31) >> +#define SENINF2_CSI2_INT_STATUS_EXT 0x1B14 >> +#define SENINF2_CSI2_INT_STATUS_EXT_DPHY0_RESYNC_FIFO_OVERFLOW_STA_SHIFT 1 >> +#define SENINF2_CSI2_INT_STATUS_EXT_DPHY0_RESYNC_FIFO_OVERFLOW_STA_MASK \ >> +(0x1 << 1) >> +#define SENINF2_CSI2_INT_STATUS_EXT_DPHY1_RESYNC_FIFO_OVERFLOW_STA_SHIFT 2 >> +#define SENINF2_CSI2_INT_STATUS_EXT_DPHY1_RESYNC_FIFO_OVERFLOW_STA_MASK \ >> +(0x1 << 2) >> +#define SENINF2_CSI2_INT_STATUS_EXT_DPHY2_RESYNC_FIFO_OVERFLOW_STA_SHIFT 3 >> +#define SENINF2_CSI2_INT_STATUS_EXT_DPHY2_RESYNC_FIFO_OVERFLOW_STA_MASK \ >> +(0x1 << 3) >> +#define SENINF2_CSI2_INT_STATUS_EXT_DPHY3_RESYNC_FIFO_OVERFLOW_STA_SHIFT 4 >> +#define SENINF2_CSI2_INT_STATUS_EXT_DPHY3_RESYNC_FIFO_OVERFLOW_STA_MASK \ >> +(0x1 << 4) >> +#define SENINF2_CSI2_INT_STATUS_EXT_ERR_SOT_SYNC_HS_TRIO0_SHIFT 8 >> +#define SENINF2_CSI2_INT_STATUS_EXT_ERR_SOT_SYNC_HS_TRIO0_MASK (0x1 << 8) >> +#define SENINF2_CSI2_INT_STATUS_EXT_ERR_SOT_SYNC_HS_TRIO1_SHIFT 9 >> +#define SENINF2_CSI2_INT_STATUS_EXT_ERR_SOT_SYNC_HS_TRIO1_MASK (0x1 << 9) >> +#define SENINF2_CSI2_INT_STATUS_EXT_ERR_SOT_SYNC_HS_TRIO2_SHIFT 10 >> +#define SENINF2_CSI2_INT_STATUS_EXT_ERR_SOT_SYNC_HS_TRIO2_MASK (0x1 << 10) >> +#define SENINF2_CSI2_INT_STATUS_EXT_ERR_SOT_SYNC_HS_TRIO3_SHIFT 11 >> +#define SENINF2_CSI2_INT_STATUS_EXT_ERR_SOT_SYNC_HS_TRIO3_MASK (0x1 << 11) >> +#define SENINF2_CSI2_CPHY_FIX_POINT_RST 0x1B18 >> +#define SENINF2_CSI2_CPHY_FIX_POINT_RST_CPHY_FIX_POINT_RST_SHIFT 0 >> +#define SENINF2_CSI2_CPHY_FIX_POINT_RST_CPHY_FIX_POINT_RST_MASK (0x1 << 0) >> +#define SENINF2_CSI2_CPHY_FIX_POINT_RST_CPHY_FIX_POINT_RST_MODE_SHIFT 1 >> +#define SENINF2_CSI2_CPHY_FIX_POINT_RST_CPHY_FIX_POINT_RST_MODE_MASK (0x1 << 1) >> +#define SENINF2_CSI2_RLR3_CON0 0x1B1C >> +#define SENINF2_CSI2_RLR3_CON0_RLR3_PRBS_PATTERN_SEL_SHIFT 0 >> +#define SENINF2_CSI2_RLR3_CON0_RLR3_PRBS_PATTERN_SEL_MASK (0xff << 0) >> +#define SENINF2_CSI2_RLR3_CON0_RLR3_PRBS_SEED_0_SHIFT 8 >> +#define SENINF2_CSI2_RLR3_CON0_RLR3_PRBS_SEED_0_MASK (0xff << 8) >> +#define SENINF2_CSI2_RLR3_CON0_RLR3_PRBS_SEED_1_SHIFT 16 >> +#define SENINF2_CSI2_RLR3_CON0_RLR3_PRBS_SEED_1_MASK (0xff << 16) >> +#define SENINF2_CSI2_RLR3_CON0_RLR3_PRBS_SEED_2_SHIFT 24 >> +#define SENINF2_CSI2_RLR3_CON0_RLR3_PRBS_SEED_2_MASK (0xff << 24) >> +#define SENINF2_CSI2_DPHY_SYNC 0x1B20 >> +#define SENINF2_CSI2_DPHY_SYNC_SYNC_SEQ_MASK_0_SHIFT 0 >> +#define SENINF2_CSI2_DPHY_SYNC_SYNC_SEQ_MASK_0_MASK (0xffff << 0) >> +#define SENINF2_CSI2_DPHY_SYNC_SYNC_SEQ_PAT_0_SHIFT 16 >> +#define SENINF2_CSI2_DPHY_SYNC_SYNC_SEQ_PAT_0_MASK (0xffff << 16) >> +#define SENINF2_CSI2_DESKEW_SYNC 0x1B24 >> +#define SENINF2_CSI2_DESKEW_SYNC_SYNC_SEQ_MASK_1_SHIFT 0 >> +#define SENINF2_CSI2_DESKEW_SYNC_SYNC_SEQ_MASK_1_MASK (0xffff << 0) >> +#define SENINF2_CSI2_DESKEW_SYNC_SYNC_SEQ_PAT_1_SHIFT 16 >> +#define SENINF2_CSI2_DESKEW_SYNC_SYNC_SEQ_PAT_1_MASK (0xffff << 16) >> +#define SENINF2_CSI2_DETECT_DBG2 0x1B28 >> +#define SENINF2_CSI2_DETECT_DBG2_DETECT_SYNC_LANE3_ST_SHIFT 0 >> +#define SENINF2_CSI2_DETECT_DBG2_DETECT_SYNC_LANE3_ST_MASK (0x1 << 0) >> +#define SENINF2_CSI2_DETECT_DBG2_DETECT_ESCAPE_LANE3_ST_SHIFT 1 >> +#define SENINF2_CSI2_DETECT_DBG2_DETECT_ESCAPE_LANE3_ST_MASK (0x1 << 1) >> +#define SENINF2_CSI2_DETECT_DBG2_DETECT_POST_LANE3_ST_SHIFT 2 >> +#define SENINF2_CSI2_DETECT_DBG2_DETECT_POST_LANE3_ST_MASK (0x1 << 2) >> +#define SENINF2_CSI2_DETECT_DBG2_POSITION_SYNC_LANE3_ST_SHIFT 3 >> +#define SENINF2_CSI2_DETECT_DBG2_POSITION_SYNC_LANE3_ST_MASK (0xf << 3) >> +#define SENINF2_CSI2_DETECT_DBG2_POSITION_ESCAPE_LANE3_ST_SHIFT 7 >> +#define SENINF2_CSI2_DETECT_DBG2_POSITION_ESCAPE_LANE3_ST_MASK (0xf << 7) >> +#define SENINF2_FIX_ADDR_CPHY3_DBG0 0x1B30 >> +#define SENINF2_FIX_ADDR_CPHY3_DBG0_WORD_COUNT_CPHY3_DBG0_SHIFT 0 >> +#define SENINF2_FIX_ADDR_CPHY3_DBG0_WORD_COUNT_CPHY3_DBG0_MASK \ >> +(0xffffffff << 0) >> +#define SENINF2_FIX_ADDR_CPHY3_DBG1 0x1B34 >> +#define SENINF2_FIX_ADDR_CPHY3_DBG1_WORD_COUNT_CPHY3_DBG1_SHIFT 0 >> +#define SENINF2_FIX_ADDR_CPHY3_DBG1_WORD_COUNT_CPHY3_DBG1_MASK \ >> +(0xffff << 0) >> +#define SENINF2_FIX_ADDR_CPHY3_DBG1_ERROR_RECORD_CPHY3_DBG0_SHIFT 16 >> +#define SENINF2_FIX_ADDR_CPHY3_DBG1_ERROR_RECORD_CPHY3_DBG0_MASK \ >> +(0xffff << 16) >> +#define SENINF2_FIX_ADDR_CPHY3_DBG2 0x1B38 >> +#define SENINF2_FIX_ADDR_CPHY3_DBG2_ERROR_RECORD_CPHY3_DBG1_SHIFT 0 >> +#define SENINF2_FIX_ADDR_CPHY3_DBG2_ERROR_RECORD_CPHY3_DBG1_MASK \ >> +(0xffffffff << 0) >> +#define SENINF2_CSI2_DI_EXT_2 0x1B3C >> +#define SENINF2_CSI2_DI_EXT_2_VC6_SHIFT 0 >> +#define SENINF2_CSI2_DI_EXT_2_VC6_MASK (0x3 << 0) >> +#define SENINF2_CSI2_DI_EXT_2_DT6_SHIFT 2 >> +#define SENINF2_CSI2_DI_EXT_2_DT6_MASK (0x3f << 2) >> +#define SENINF2_CSI2_DI_EXT_2_VC7_SHIFT 8 >> +#define SENINF2_CSI2_DI_EXT_2_VC7_MASK (0x3 << 8) >> +#define SENINF2_CSI2_DI_EXT_2_DT7_SHIFT 10 >> +#define SENINF2_CSI2_DI_EXT_2_DT7_MASK (0x3f << 10) >> +#define SENINF2_CSI2_DI_CTRL_EXT_2 0x1B40 >> +#define SENINF2_CSI2_DI_CTRL_EXT_2_VC6_INTERLEAVING_SHIFT 0 >> +#define SENINF2_CSI2_DI_CTRL_EXT_2_VC6_INTERLEAVING_MASK (0x1 << 0) >> +#define SENINF2_CSI2_DI_CTRL_EXT_2_DT6_INTERLEAVING_SHIFT 1 >> +#define SENINF2_CSI2_DI_CTRL_EXT_2_DT6_INTERLEAVING_MASK (0x3 << 1) >> +#define SENINF2_CSI2_DI_CTRL_EXT_2_VC7_INTERLEAVING_SHIFT 8 >> +#define SENINF2_CSI2_DI_CTRL_EXT_2_VC7_INTERLEAVING_MASK (0x1 << 8) >> +#define SENINF2_CSI2_DI_CTRL_EXT_2_DT7_INTERLEAVING_SHIFT 9 >> +#define SENINF2_CSI2_DI_CTRL_EXT_2_DT7_INTERLEAVING_MASK (0x3 << 9) >> +#define SENINF2_WIRE_STATE_DECODE_CPHY3_DBG0 0x1B44 >> +#define SENINF2_WIRE_STATE_DECODE_CPHY3_DBG0_SYMBOL_STREAM0_CPHY3_SHIFT 0 >> +#define SENINF2_WIRE_STATE_DECODE_CPHY3_DBG0_SYMBOL_STREAM0_CPHY3_MASK \ >> +(0xffffffff << 0) >> +#define SENINF2_WIRE_STATE_DECODE_CPHY3_DBG1 0x1B48 >> +#define SENINF2_WIRE_STATE_DECODE_CPHY3_DBG1_SYMBOL_STREAM1_CPHY3_SHIFT 0 >> +#define SENINF2_WIRE_STATE_DECODE_CPHY3_DBG1_SYMBOL_STREAM1_CPHY3_MASK \ >> +(0x3ff << 0) >> +#define SENINF2_WIRE_STATE_DECODE_CPHY3_DBG1_SYMBOL_STREAM_VALID_CPHY3_SHIFT 10 >> +#define SENINF2_WIRE_STATE_DECODE_CPHY3_DBG1_SYMBOL_STREAM_VALID_CPHY3_MASK \ >> +(0x1 << 10) >> +#define SENINF2_MUX_CTRL 0x1D00 >> +#define SENINF2_MUX_CTRL_SENINF_MUX_SW_RST_SHIFT 0 >> +#define SENINF2_MUX_CTRL_SENINF_MUX_SW_RST_MASK (0x1 << 0) >> +#define SENINF2_MUX_CTRL_SENINF_IRQ_SW_RST_SHIFT 1 >> +#define SENINF2_MUX_CTRL_SENINF_IRQ_SW_RST_MASK (0x1 << 1) >> +#define SENINF2_MUX_CTRL_SENINF_MUX_RDY_MODE_SHIFT 4 >> +#define SENINF2_MUX_CTRL_SENINF_MUX_RDY_MODE_MASK (0x1 << 4) >> +#define SENINF2_MUX_CTRL_SENINF_MUX_RDY_VALUE_SHIFT 5 >> +#define SENINF2_MUX_CTRL_SENINF_MUX_RDY_VALUE_MASK (0x1 << 5) >> +#define SENINF2_MUX_CTRL_SENINF_HSYNC_MASK_SHIFT 7 >> +#define SENINF2_MUX_CTRL_SENINF_HSYNC_MASK_MASK (0x1 << 7) >> +#define SENINF2_MUX_CTRL_SENINF_PIX_SEL_SHIFT 8 >> +#define SENINF2_MUX_CTRL_SENINF_PIX_SEL_MASK (0x1 << 8) >> +#define SENINF2_MUX_CTRL_SENINF_VSYNC_POL_SHIFT 9 >> +#define SENINF2_MUX_CTRL_SENINF_VSYNC_POL_MASK (0x1 << 9) >> +#define SENINF2_MUX_CTRL_SENINF_HSYNC_POL_SHIFT 10 >> +#define SENINF2_MUX_CTRL_SENINF_HSYNC_POL_MASK (0x1 << 10) >> +#define SENINF2_MUX_CTRL_OVERRUN_RST_EN_SHIFT 11 >> +#define SENINF2_MUX_CTRL_OVERRUN_RST_EN_MASK (0x1 << 11) >> +#define SENINF2_MUX_CTRL_SENINF_SRC_SEL_SHIFT 12 >> +#define SENINF2_MUX_CTRL_SENINF_SRC_SEL_MASK (0xf << 12) >> +#define SENINF2_MUX_CTRL_FIFO_PUSH_EN_SHIFT 16 >> +#define SENINF2_MUX_CTRL_FIFO_PUSH_EN_MASK (0x3f << 16) >> +#define SENINF2_MUX_CTRL_FIFO_FLUSH_EN_SHIFT 22 >> +#define SENINF2_MUX_CTRL_FIFO_FLUSH_EN_MASK (0x3f << 22) >> +#define SENINF2_MUX_CTRL_FIFO_FULL_WR_EN_SHIFT 28 >> +#define SENINF2_MUX_CTRL_FIFO_FULL_WR_EN_MASK (0x3 << 28) >> +#define SENINF2_MUX_CTRL_CROP_EN_SHIFT 30 >> +#define SENINF2_MUX_CTRL_CROP_EN_MASK (0x1 << 30) >> +#define SENINF2_MUX_CTRL_SENINF_MUX_EN_SHIFT 31 >> +#define SENINF2_MUX_CTRL_SENINF_MUX_EN_MASK (0x1 << 31) >> +#define SENINF2_MUX_INTEN 0x1D04 >> +#define SENINF2_MUX_INTEN_SENINF_OVERRUN_IRQ_EN_SHIFT 0 >> +#define SENINF2_MUX_INTEN_SENINF_OVERRUN_IRQ_EN_MASK (0x1 << 0) >> +#define SENINF2_MUX_INTEN_SENINF_CRCERR_IRQ_EN_SHIFT 1 >> +#define SENINF2_MUX_INTEN_SENINF_CRCERR_IRQ_EN_MASK (0x1 << 1) >> +#define SENINF2_MUX_INTEN_SENINF_FSMERR_IRQ_EN_SHIFT 2 >> +#define SENINF2_MUX_INTEN_SENINF_FSMERR_IRQ_EN_MASK (0x1 << 2) >> +#define SENINF2_MUX_INTEN_SENINF_VSIZEERR_IRQ_EN_SHIFT 3 >> +#define SENINF2_MUX_INTEN_SENINF_VSIZEERR_IRQ_EN_MASK (0x1 << 3) >> +#define SENINF2_MUX_INTEN_SENINF_HSIZEERR_IRQ_EN_SHIFT 4 >> +#define SENINF2_MUX_INTEN_SENINF_HSIZEERR_IRQ_EN_MASK (0x1 << 4) >> +#define SENINF2_MUX_INTEN_SENINF_SENSOR_VSIZEERR_IRQ_EN_SHIFT 5 >> +#define SENINF2_MUX_INTEN_SENINF_SENSOR_VSIZEERR_IRQ_EN_MASK (0x1 << 5) >> +#define SENINF2_MUX_INTEN_SENINF_SENSOR_HSIZEERR_IRQ_EN_SHIFT 6 >> +#define SENINF2_MUX_INTEN_SENINF_SENSOR_HSIZEERR_IRQ_EN_MASK (0x1 << 6) >> +#define SENINF2_MUX_INTEN_SENINF_IRQ_CLR_SEL_SHIFT 31 >> +#define SENINF2_MUX_INTEN_SENINF_IRQ_CLR_SEL_MASK (0x1 << 31) >> +#define SENINF2_MUX_INTSTA 0x1D08 >> +#define SENINF2_MUX_INTSTA_SENINF_OVERRUN_IRQ_STA_SHIFT 0 >> +#define SENINF2_MUX_INTSTA_SENINF_OVERRUN_IRQ_STA_MASK (0x1 << 0) >> +#define SENINF2_MUX_INTSTA_SENINF_CRCERR_IRQ_STA_SHIFT 1 >> +#define SENINF2_MUX_INTSTA_SENINF_CRCERR_IRQ_STA_MASK (0x1 << 1) >> +#define SENINF2_MUX_INTSTA_SENINF_FSMERR_IRQ_STA_SHIFT 2 >> +#define SENINF2_MUX_INTSTA_SENINF_FSMERR_IRQ_STA_MASK (0x1 << 2) >> +#define SENINF2_MUX_INTSTA_SENINF_VSIZEERR_IRQ_STA_SHIFT 3 >> +#define SENINF2_MUX_INTSTA_SENINF_VSIZEERR_IRQ_STA_MASK (0x1 << 3) >> +#define SENINF2_MUX_INTSTA_SENINF_HSIZEERR_IRQ_STA_SHIFT 4 >> +#define SENINF2_MUX_INTSTA_SENINF_HSIZEERR_IRQ_STA_MASK (0x1 << 4) >> +#define SENINF2_MUX_INTSTA_SENINF_SENSOR_VSIZEERR_IRQ_STA_SHIFT 5 >> +#define SENINF2_MUX_INTSTA_SENINF_SENSOR_VSIZEERR_IRQ_STA_MASK (0x1 << 5) >> +#define SENINF2_MUX_INTSTA_SENINF_SENSOR_HSIZEERR_IRQ_STA_SHIFT 6 >> +#define SENINF2_MUX_INTSTA_SENINF_SENSOR_HSIZEERR_IRQ_STA_MASK (0x1 << 6) >> +#define SENINF2_MUX_SIZE 0x1D0C >> +#define SENINF2_MUX_SIZE_SENINF_VSIZE_SHIFT 0 >> +#define SENINF2_MUX_SIZE_SENINF_VSIZE_MASK (0xffff << 0) >> +#define SENINF2_MUX_SIZE_SENINF_HSIZE_SHIFT 16 >> +#define SENINF2_MUX_SIZE_SENINF_HSIZE_MASK (0xffff << 16) >> +#define SENINF2_MUX_DEBUG_1 0x1D10 >> +#define SENINF2_MUX_DEBUG_1_DEBUG_INFO_SHIFT 0 >> +#define SENINF2_MUX_DEBUG_1_DEBUG_INFO_MASK (0xffffffff << 0) >> +#define SENINF2_MUX_DEBUG_2 0x1D14 >> +#define SENINF2_MUX_DEBUG_2_DEBUG_INFO_SHIFT 0 >> +#define SENINF2_MUX_DEBUG_2_DEBUG_INFO_MASK (0xffffffff << 0) >> +#define SENINF2_MUX_DEBUG_3 0x1D18 >> +#define SENINF2_MUX_DEBUG_3_DEBUG_INFO_SHIFT 0 >> +#define SENINF2_MUX_DEBUG_3_DEBUG_INFO_MASK (0xffffffff << 0) >> +#define SENINF2_MUX_DEBUG_4 0x1D1C >> +#define SENINF2_MUX_DEBUG_4_DEBUG_INFO_SHIFT 0 >> +#define SENINF2_MUX_DEBUG_4_DEBUG_INFO_MASK (0xffffffff << 0) >> +#define SENINF2_MUX_DEBUG_5 0x1D20 >> +#define SENINF2_MUX_DEBUG_5_DEBUG_INFO_SHIFT 0 >> +#define SENINF2_MUX_DEBUG_5_DEBUG_INFO_MASK (0xffffffff << 0) >> +#define SENINF2_MUX_DEBUG_6 0x1D24 >> +#define SENINF2_MUX_DEBUG_6_DEBUG_INFO_SHIFT 0 >> +#define SENINF2_MUX_DEBUG_6_DEBUG_INFO_MASK (0xffffffff << 0) >> +#define SENINF2_MUX_DEBUG_7 0x1D28 >> +#define SENINF2_MUX_DEBUG_7_DEBUG_INFO_SHIFT 0 >> +#define SENINF2_MUX_DEBUG_7_DEBUG_INFO_MASK (0xffffffff << 0) >> +#define SENINF2_MUX_SPARE 0x1D2C >> +#define SENINF2_MUX_SPARE_SENINF_CRC_SEL_SHIFT 9 >> +#define SENINF2_MUX_SPARE_SENINF_CRC_SEL_MASK (0x3 << 9) >> +#define SENINF2_MUX_SPARE_SENINF_VCNT_SEL_SHIFT 11 >> +#define SENINF2_MUX_SPARE_SENINF_VCNT_SEL_MASK (0x3 << 11) >> +#define SENINF2_MUX_SPARE_SENINF_FIFO_FULL_SEL_SHIFT 13 >> +#define SENINF2_MUX_SPARE_SENINF_FIFO_FULL_SEL_MASK (0x1 << 13) >> +#define SENINF2_MUX_SPARE_SENINF_SPARE_SHIFT 14 >> +#define SENINF2_MUX_SPARE_SENINF_SPARE_MASK (0x3f << 14) >> +#define SENINF2_MUX_DATA 0x1D30 >> +#define SENINF2_MUX_DATA_SENINF_DATA0_SHIFT 0 >> +#define SENINF2_MUX_DATA_SENINF_DATA0_MASK (0xffff << 0) >> +#define SENINF2_MUX_DATA_SENINF_DATA1_SHIFT 16 >> +#define SENINF2_MUX_DATA_SENINF_DATA1_MASK (0xffff << 16) >> +#define SENINF2_MUX_DATA_CNT 0x1D34 >> +#define SENINF2_MUX_DATA_CNT_SENINF_DATA_CNT_SHIFT 0 >> +#define SENINF2_MUX_DATA_CNT_SENINF_DATA_CNT_MASK (0xffffffff << 0) >> +#define SENINF2_MUX_CROP 0x1D38 >> +#define SENINF2_MUX_CROP_SENINF_CROP_X1_SHIFT 0 >> +#define SENINF2_MUX_CROP_SENINF_CROP_X1_MASK (0xffff << 0) >> +#define SENINF2_MUX_CROP_SENINF_CROP_X2_SHIFT 16 >> +#define SENINF2_MUX_CROP_SENINF_CROP_X2_MASK (0xffff << 16) >> +#define SENINF2_MUX_CTRL_EXT 0x1D3C >> +#define SENINF2_MUX_CTRL_EXT_SENINF_SRC_SEL_EXT_SHIFT 0 >> +#define SENINF2_MUX_CTRL_EXT_SENINF_SRC_SEL_EXT_MASK (0x3 << 0) >> +#define SENINF2_MUX_CTRL_EXT_SENINF_PIX_SEL_EXT_SHIFT 4 >> +#define SENINF2_MUX_CTRL_EXT_SENINF_PIX_SEL_EXT_MASK (0x1 << 4) >> +#define SENINF3_CTRL 0x2200 >> +#define SENINF3_CTRL_SENINF_EN_SHIFT 0 >> +#define SENINF3_CTRL_SENINF_EN_MASK (0x1 << 0) >> +#define SENINF3_CTRL_NCSI2_SW_RST_SHIFT 1 >> +#define SENINF3_CTRL_NCSI2_SW_RST_MASK (0x1 << 1) >> +#define SENINF3_CTRL_OCSI2_SW_RST_SHIFT 2 >> +#define SENINF3_CTRL_OCSI2_SW_RST_MASK (0x1 << 2) >> +#define SENINF3_CTRL_CCIR_SW_RST_SHIFT 3 >> +#define SENINF3_CTRL_CCIR_SW_RST_MASK (0x1 << 3) >> +#define SENINF3_CTRL_CKGEN_SW_RST_SHIFT 4 >> +#define SENINF3_CTRL_CKGEN_SW_RST_MASK (0x1 << 4) >> +#define SENINF3_CTRL_TEST_MODEL_SW_RST_SHIFT 5 >> +#define SENINF3_CTRL_TEST_MODEL_SW_RST_MASK (0x1 << 5) >> +#define SENINF3_CTRL_SCAM_SW_RST_SHIFT 6 >> +#define SENINF3_CTRL_SCAM_SW_RST_MASK (0x1 << 6) >> +#define SENINF3_CTRL_CSI2_SW_RST_SHIFT 7 >> +#define SENINF3_CTRL_CSI2_SW_RST_MASK (0x1 << 7) >> +#define SENINF3_CTRL_CSI3_SW_RST_SHIFT 8 >> +#define SENINF3_CTRL_CSI3_SW_RST_MASK (0x1 << 8) >> +#define SENINF3_CTRL_SENINF_SRC_SEL_SHIFT 12 >> +#define SENINF3_CTRL_SENINF_SRC_SEL_MASK (0xf << 12) >> +#define SENINF3_CTRL_SENINF_DEBUG_SEL_SHIFT 20 >> +#define SENINF3_CTRL_SENINF_DEBUG_SEL_MASK (0xf << 20) >> +#define SENINF3_CTRL_PAD2CAM_DATA_SEL_SHIFT 28 >> +#define SENINF3_CTRL_PAD2CAM_DATA_SEL_MASK (0x7 << 28) >> +#define SENINF3_CTRL_EXT 0x2204 >> +#define SENINF3_CTRL_EXT_SENINF_OCSI2_IP_EN_SHIFT 0 >> +#define SENINF3_CTRL_EXT_SENINF_OCSI2_IP_EN_MASK (0x1 << 0) >> +#define SENINF3_CTRL_EXT_SENINF_TESTMDL_IP_EN_SHIFT 1 >> +#define SENINF3_CTRL_EXT_SENINF_TESTMDL_IP_EN_MASK (0x1 << 1) >> +#define SENINF3_CTRL_EXT_SENINF_SCAM_IP_EN_SHIFT 4 >> +#define SENINF3_CTRL_EXT_SENINF_SCAM_IP_EN_MASK (0x1 << 4) >> +#define SENINF3_CTRL_EXT_SENINF_NCSI2_IP_EN_SHIFT 5 >> +#define SENINF3_CTRL_EXT_SENINF_NCSI2_IP_EN_MASK (0x1 << 5) >> +#define SENINF3_CTRL_EXT_SENINF_CSI2_IP_EN_SHIFT 6 >> +#define SENINF3_CTRL_EXT_SENINF_CSI2_IP_EN_MASK (0x1 << 6) >> +#define SENINF3_CTRL_EXT_SENINF_CSI3_IP_EN_SHIFT 7 >> +#define SENINF3_CTRL_EXT_SENINF_CSI3_IP_EN_MASK (0x1 << 7) >> +#define SENINF3_CTRL_EXT_SENINF_SRC_SEL_EXT_SHIFT 16 >> +#define SENINF3_CTRL_EXT_SENINF_SRC_SEL_EXT_MASK (0x3 << 16) >> +#define SENINF3_ASYNC_CTRL 0x2208 >> +#define SENINF3_ASYNC_CTRL_SENINF_ASYNC_FIFO_RST_SHIFT 0 >> +#define SENINF3_ASYNC_CTRL_SENINF_ASYNC_FIFO_RST_MASK (0x1 << 0) >> +#define SENINF3_ASYNC_CTRL_SENINF_HSYNC_MASK_SHIFT 1 >> +#define SENINF3_ASYNC_CTRL_SENINF_HSYNC_MASK_MASK (0x1 << 1) >> +#define SENINF3_ASYNC_CTRL_SENINF_VSYNC_POL_SHIFT 2 >> +#define SENINF3_ASYNC_CTRL_SENINF_VSYNC_POL_MASK (0x1 << 2) >> +#define SENINF3_ASYNC_CTRL_SENINF_HSYNC_POL_SHIFT 3 >> +#define SENINF3_ASYNC_CTRL_SENINF_HSYNC_POL_MASK (0x1 << 3) >> +#define SENINF3_ASYNC_CTRL_FIFO_PUSH_EN_SHIFT 16 >> +#define SENINF3_ASYNC_CTRL_FIFO_PUSH_EN_MASK (0x3f << 16) >> +#define SENINF3_ASYNC_CTRL_FIFO_FLUSH_EN_SHIFT 24 >> +#define SENINF3_ASYNC_CTRL_FIFO_FLUSH_EN_MASK (0x3f << 24) >> +#define SENINF_TG3_PH_CNT 0x2600 >> +#define SENINF_TG3_PH_CNT_TGCLK_SEL_SHIFT 0 >> +#define SENINF_TG3_PH_CNT_TGCLK_SEL_MASK (0x3 << 0) >> +#define SENINF_TG3_PH_CNT_CLKFL_POL_SHIFT 2 >> +#define SENINF_TG3_PH_CNT_CLKFL_POL_MASK (0x1 << 2) >> +#define SENINF_TG3_PH_CNT_EXT_RST_SHIFT 4 >> +#define SENINF_TG3_PH_CNT_EXT_RST_MASK (0x1 << 4) >> +#define SENINF_TG3_PH_CNT_EXT_PWRDN_SHIFT 5 >> +#define SENINF_TG3_PH_CNT_EXT_PWRDN_MASK (0x1 << 5) >> +#define SENINF_TG3_PH_CNT_PAD_PCLK_INV_SHIFT 6 >> +#define SENINF_TG3_PH_CNT_PAD_PCLK_INV_MASK (0x1 << 6) >> +#define SENINF_TG3_PH_CNT_CAM_PCLK_INV_SHIFT 7 >> +#define SENINF_TG3_PH_CNT_CAM_PCLK_INV_MASK (0x1 << 7) >> +#define SENINF_TG3_PH_CNT_CLKPOL_SHIFT 28 >> +#define SENINF_TG3_PH_CNT_CLKPOL_MASK (0x1 << 28) >> +#define SENINF_TG3_PH_CNT_ADCLK_EN_SHIFT 29 >> +#define SENINF_TG3_PH_CNT_ADCLK_EN_MASK (0x1 << 29) >> +#define SENINF_TG3_PH_CNT_PCEN_SHIFT 31 >> +#define SENINF_TG3_PH_CNT_PCEN_MASK (0x1 << 31) >> +#define SENINF_TG3_SEN_CK 0x2604 >> +#define SENINF_TG3_SEN_CK_CLKFL_SHIFT 0 >> +#define SENINF_TG3_SEN_CK_CLKFL_MASK (0x3f << 0) >> +#define SENINF_TG3_SEN_CK_CLKRS_SHIFT 8 >> +#define SENINF_TG3_SEN_CK_CLKRS_MASK (0x3f << 8) >> +#define SENINF_TG3_SEN_CK_CLKCNT_SHIFT 16 >> +#define SENINF_TG3_SEN_CK_CLKCNT_MASK (0x3f << 16) >> +#define SENINF_TG3_TM_CTL 0x2608 >> +#define SENINF_TG3_TM_CTL_TM_EN_SHIFT 0 >> +#define SENINF_TG3_TM_CTL_TM_EN_MASK (0x1 << 0) >> +#define SENINF_TG3_TM_CTL_TM_RST_SHIFT 1 >> +#define SENINF_TG3_TM_CTL_TM_RST_MASK (0x1 << 1) >> +#define SENINF_TG3_TM_CTL_TM_FMT_SHIFT 2 >> +#define SENINF_TG3_TM_CTL_TM_FMT_MASK (0x1 << 2) >> +#define SENINF_TG3_TM_CTL_TM_PAT_SHIFT 4 >> +#define SENINF_TG3_TM_CTL_TM_PAT_MASK (0xf << 4) >> +#define SENINF_TG3_TM_CTL_TM_VSYNC_SHIFT 8 >> +#define SENINF_TG3_TM_CTL_TM_VSYNC_MASK (0xff << 8) >> +#define SENINF_TG3_TM_CTL_TM_DUMMYPXL_SHIFT 16 >> +#define SENINF_TG3_TM_CTL_TM_DUMMYPXL_MASK (0xff << 16) >> +#define SENINF_TG3_TM_SIZE 0x260C >> +#define SENINF_TG3_TM_SIZE_TM_PXL_SHIFT 0 >> +#define SENINF_TG3_TM_SIZE_TM_PXL_MASK (0x1fff << 0) >> +#define SENINF_TG3_TM_SIZE_TM_LINE_SHIFT 16 >> +#define SENINF_TG3_TM_SIZE_TM_LINE_MASK (0x3fff << 16) >> +#define SENINF_TG3_TM_CLK 0x2610 >> +#define SENINF_TG3_TM_CLK_TM_CLK_CNT_SHIFT 0 >> +#define SENINF_TG3_TM_CLK_TM_CLK_CNT_MASK (0xf << 0) >> +#define SENINF_TG3_TM_CLK_TM_CLRBAR_OFT_SHIFT 16 >> +#define SENINF_TG3_TM_CLK_TM_CLRBAR_OFT_MASK (0x3ff << 16) >> +#define SENINF_TG3_TM_CLK_TM_CLRBAR_IDX_SHIFT 28 >> +#define SENINF_TG3_TM_CLK_TM_CLRBAR_IDX_MASK (0x7 << 28) >> +#define SENINF_TG3_TM_STP 0x2614 >> +#define SENINF_TG3_TM_STP_TG1_TM_STP_SHIFT 0 >> +#define SENINF_TG3_TM_STP_TG1_TM_STP_MASK (0xffffffff << 0) >> +#define MIPI_RX_CON24_CSI2 0x2824 >> +#define MIPI_RX_CON24_CSI2_CSI0_BIST_NUM_SHIFT 0 >> +#define MIPI_RX_CON24_CSI2_CSI0_BIST_NUM_MASK (0x3 << 0) >> +#define MIPI_RX_CON24_CSI2_CSI0_BIST_EN_SHIFT 2 >> +#define MIPI_RX_CON24_CSI2_CSI0_BIST_EN_MASK (0x1 << 2) >> +#define MIPI_RX_CON24_CSI2_CSI0_BIST_FIX_PAT_SHIFT 5 >> +#define MIPI_RX_CON24_CSI2_CSI0_BIST_FIX_PAT_MASK (0x1 << 5) >> +#define MIPI_RX_CON24_CSI2_CSI0_BIST_CLK_SEL_SHIFT 6 >> +#define MIPI_RX_CON24_CSI2_CSI0_BIST_CLK_SEL_MASK (0x1 << 6) >> +#define MIPI_RX_CON24_CSI2_CSI0_BIST_CLK4X_SEL_SHIFT 7 >> +#define MIPI_RX_CON24_CSI2_CSI0_BIST_CLK4X_SEL_MASK (0x1 << 7) >> +#define MIPI_RX_CON24_CSI2_CSI0_BIST_TERM_DELAY_SHIFT 8 >> +#define MIPI_RX_CON24_CSI2_CSI0_BIST_TERM_DELAY_MASK (0xff << 8) >> +#define MIPI_RX_CON24_CSI2_CSI0_BIST_SETTLE_DELAY_SHIFT 16 >> +#define MIPI_RX_CON24_CSI2_CSI0_BIST_SETTLE_DELAY_MASK (0xff << 16) >> +#define MIPI_RX_CON24_CSI2_CSI0_BIST_LN0_MUX_SHIFT 24 >> +#define MIPI_RX_CON24_CSI2_CSI0_BIST_LN0_MUX_MASK (0x3 << 24) >> +#define MIPI_RX_CON24_CSI2_CSI0_BIST_LN1_MUX_SHIFT 26 >> +#define MIPI_RX_CON24_CSI2_CSI0_BIST_LN1_MUX_MASK (0x3 << 26) >> +#define MIPI_RX_CON24_CSI2_CSI0_BIST_LN2_MUX_SHIFT 28 >> +#define MIPI_RX_CON24_CSI2_CSI0_BIST_LN2_MUX_MASK (0x3 << 28) >> +#define MIPI_RX_CON24_CSI2_CSI0_BIST_LN3_MUX_SHIFT 30 >> +#define MIPI_RX_CON24_CSI2_CSI0_BIST_LN3_MUX_MASK (0x3 << 30) >> +#define MIPI_RX_CON28_CSI2 0x2828 >> +#define MIPI_RX_CON28_CSI2_CSI0_BIST_START_SHIFT 0 >> +#define MIPI_RX_CON28_CSI2_CSI0_BIST_START_MASK (0x1 << 0) >> +#define MIPI_RX_CON28_CSI2_CSI0_BIST_DATA_OK_SHIFT 1 >> +#define MIPI_RX_CON28_CSI2_CSI0_BIST_DATA_OK_MASK (0x1 << 1) >> +#define MIPI_RX_CON28_CSI2_CSI0_BIST_HS_FSM_OK_SHIFT 2 >> +#define MIPI_RX_CON28_CSI2_CSI0_BIST_HS_FSM_OK_MASK (0x1 << 2) >> +#define MIPI_RX_CON28_CSI2_CSI0_BIST_LANE_FSM_OK_SHIFT 3 >> +#define MIPI_RX_CON28_CSI2_CSI0_BIST_LANE_FSM_OK_MASK (0x1 << 3) >> +#define MIPI_RX_CON28_CSI2_CSI0_BIST_CSI2_DATA_OK_SHIFT 4 >> +#define MIPI_RX_CON28_CSI2_CSI0_BIST_CSI2_DATA_OK_MASK (0x1 << 4) >> +#define MIPI_RX_CON34_CSI2 0x2834 >> +#define MIPI_RX_CON34_CSI2_BIST_MODE_SHIFT 0 >> +#define MIPI_RX_CON34_CSI2_BIST_MODE_MASK (0x1 << 0) >> +#define MIPI_RX_CON34_CSI2_CSI0_BIST_HSDET_MUX_SHIFT 22 >> +#define MIPI_RX_CON34_CSI2_CSI0_BIST_HSDET_MUX_MASK (0x3 << 22) >> +#define MIPI_RX_CON34_CSI2_CSI0_BIST_LN4_MUX_SHIFT 24 >> +#define MIPI_RX_CON34_CSI2_CSI0_BIST_LN4_MUX_MASK (0x3 << 24) >> +#define MIPI_RX_CON34_CSI2_CSI0_BIST_LN5_MUX_SHIFT 26 >> +#define MIPI_RX_CON34_CSI2_CSI0_BIST_LN5_MUX_MASK (0x3 << 26) >> +#define MIPI_RX_CON34_CSI2_CSI0_BIST_LN6_MUX_SHIFT 28 >> +#define MIPI_RX_CON34_CSI2_CSI0_BIST_LN6_MUX_MASK (0x3 << 28) >> +#define MIPI_RX_CON34_CSI2_CSI0_BIST_LN7_MUX_SHIFT 30 >> +#define MIPI_RX_CON34_CSI2_CSI0_BIST_LN7_MUX_MASK (0x3 << 30) >> +#define MIPI_RX_CON38_CSI2 0x2838 >> +#define MIPI_RX_CON38_CSI2_MIPI_RX_SW_CTRL_MODE_SHIFT 0 >> +#define MIPI_RX_CON38_CSI2_MIPI_RX_SW_CTRL_MODE_MASK (0x1 << 0) >> +#define MIPI_RX_CON38_CSI2_MIPI_RX_SW_CAL_MODE_SHIFT 1 >> +#define MIPI_RX_CON38_CSI2_MIPI_RX_SW_CAL_MODE_MASK (0x1 << 1) >> +#define MIPI_RX_CON38_CSI2_MIPI_RX_HW_CAL_START_SHIFT 2 >> +#define MIPI_RX_CON38_CSI2_MIPI_RX_HW_CAL_START_MASK (0x1 << 2) >> +#define MIPI_RX_CON38_CSI2_MIPI_RX_HW_CAL_OPTION_SHIFT 3 >> +#define MIPI_RX_CON38_CSI2_MIPI_RX_HW_CAL_OPTION_MASK (0x1 << 3) >> +#define MIPI_RX_CON38_CSI2_MIPI_RX_SW_RST_SHIFT 4 >> +#define MIPI_RX_CON38_CSI2_MIPI_RX_SW_RST_MASK (0x1f << 4) >> +#define MIPI_RX_CON38_CSI2_MIPI_RX_SW_CPHY_TX_MODE_SHIFT 9 >> +#define MIPI_RX_CON38_CSI2_MIPI_RX_SW_CPHY_TX_MODE_MASK (0x1 << 9) >> +#define MIPI_RX_CON38_CSI2_MIPI_RX_SW_CPHY_RX_MODE_SHIFT 10 >> +#define MIPI_RX_CON38_CSI2_MIPI_RX_SW_CPHY_RX_MODE_MASK (0x1 << 10) >> +#define MIPI_RX_CON38_CSI2_RG_CKPHASE_TRIO0_SHIFT 16 >> +#define MIPI_RX_CON38_CSI2_RG_CKPHASE_TRIO0_MASK (0x1f << 16) >> +#define MIPI_RX_CON38_CSI2_RG_CKPHASE_TRIO1_SHIFT 22 >> +#define MIPI_RX_CON38_CSI2_RG_CKPHASE_TRIO1_MASK (0x1f << 22) >> +#define MIPI_RX_CON38_CSI2_RG_CKPHASE_TRIO2_SHIFT 27 >> +#define MIPI_RX_CON38_CSI2_RG_CKPHASE_TRIO2_MASK (0x1f << 27) >> +#define MIPI_RX_CON3C_CSI2 0x283C >> +#define MIPI_RX_CON3C_CSI2_MIPI_RX_SW_CTRL__SHIFT 0 >> +#define MIPI_RX_CON3C_CSI2_MIPI_RX_SW_CTRL__MASK (0xffffffff << 0) >> +#define MIPI_RX_CON7C_CSI2 0x287C >> +#define MIPI_RX_CON7C_CSI2_DA_CSI0_LNRD0_HSRX_DELAY_EN_SHIFT 0 >> +#define MIPI_RX_CON7C_CSI2_DA_CSI0_LNRD0_HSRX_DELAY_EN_MASK (0x1 << 0) >> +#define MIPI_RX_CON7C_CSI2_DA_CSI0_LNRD0_HSRX_DELAY_APPLY_SHIFT 1 >> +#define MIPI_RX_CON7C_CSI2_DA_CSI0_LNRD0_HSRX_DELAY_APPLY_MASK (0x1 << 1) >> +#define MIPI_RX_CON7C_CSI2_DA_CSI0_LNRD0_HSRX_DELAY_CODE_SHIFT 2 >> +#define MIPI_RX_CON7C_CSI2_DA_CSI0_LNRD0_HSRX_DELAY_CODE_MASK (0x3f << 2) >> +#define MIPI_RX_CON80_CSI2 0x2880 >> +#define MIPI_RX_CON80_CSI2_DA_CSI0_LNRD1_HSRX_DELAY_EN_SHIFT 0 >> +#define MIPI_RX_CON80_CSI2_DA_CSI0_LNRD1_HSRX_DELAY_EN_MASK (0x1 << 0) >> +#define MIPI_RX_CON80_CSI2_DA_CSI0_LNRD1_HSRX_DELAY_APPLY_SHIFT 1 >> +#define MIPI_RX_CON80_CSI2_DA_CSI0_LNRD1_HSRX_DELAY_APPLY_MASK (0x1 << 1) >> +#define MIPI_RX_CON80_CSI2_DA_CSI0_LNRD1_HSRX_DELAY_CODE_SHIFT 2 >> +#define MIPI_RX_CON80_CSI2_DA_CSI0_LNRD1_HSRX_DELAY_CODE_MASK (0x3f << 2) >> +#define MIPI_RX_CON84_CSI2 0x2884 >> +#define MIPI_RX_CON84_CSI2_DA_CSI0_LNRD2_HSRX_DELAY_EN_SHIFT 0 >> +#define MIPI_RX_CON84_CSI2_DA_CSI0_LNRD2_HSRX_DELAY_EN_MASK (0x1 << 0) >> +#define MIPI_RX_CON84_CSI2_DA_CSI0_LNRD2_HSRX_DELAY_APPLY_SHIFT 1 >> +#define MIPI_RX_CON84_CSI2_DA_CSI0_LNRD2_HSRX_DELAY_APPLY_MASK (0x1 << 1) >> +#define MIPI_RX_CON84_CSI2_DA_CSI0_LNRD2_HSRX_DELAY_CODE_SHIFT 2 >> +#define MIPI_RX_CON84_CSI2_DA_CSI0_LNRD2_HSRX_DELAY_CODE_MASK (0x3f << 2) >> +#define MIPI_RX_CON88_CSI2 0x2888 >> +#define MIPI_RX_CON88_CSI2_DA_CSI0_LNRD3_HSRX_DELAY_EN_SHIFT 0 >> +#define MIPI_RX_CON88_CSI2_DA_CSI0_LNRD3_HSRX_DELAY_EN_MASK (0x1 << 0) >> +#define MIPI_RX_CON88_CSI2_DA_CSI0_LNRD3_HSRX_DELAY_APPLY_SHIFT 1 >> +#define MIPI_RX_CON88_CSI2_DA_CSI0_LNRD3_HSRX_DELAY_APPLY_MASK (0x1 << 1) >> +#define MIPI_RX_CON88_CSI2_DA_CSI0_LNRD3_HSRX_DELAY_CODE_SHIFT 2 >> +#define MIPI_RX_CON88_CSI2_DA_CSI0_LNRD3_HSRX_DELAY_CODE_MASK (0x3f << 2) >> +#define MIPI_RX_CON8C_CSI2 0x288C >> +#define MIPI_RX_CON8C_CSI2_RG_CSI0_LNRD0_HSRX_DELAY_EN_SHIFT 0 >> +#define MIPI_RX_CON8C_CSI2_RG_CSI0_LNRD0_HSRX_DELAY_EN_MASK (0x1 << 0) >> +#define MIPI_RX_CON8C_CSI2_RG_CSI0_LNRD0_HSRX_DELAY_APPLY_SHIFT 1 >> +#define MIPI_RX_CON8C_CSI2_RG_CSI0_LNRD0_HSRX_DELAY_APPLY_MASK (0x1 << 1) >> +#define MIPI_RX_CON8C_CSI2_RG_CSI0_LNRD0_HSRX_DELAY_CODE_SHIFT 2 >> +#define MIPI_RX_CON8C_CSI2_RG_CSI0_LNRD0_HSRX_DELAY_CODE_MASK (0x3f << 2) >> +#define MIPI_RX_CON90_CSI2 0x2890 >> +#define MIPI_RX_CON90_CSI2_RG_CSI0_LNRD1_HSRX_DELAY_EN_SHIFT 0 >> +#define MIPI_RX_CON90_CSI2_RG_CSI0_LNRD1_HSRX_DELAY_EN_MASK (0x1 << 0) >> +#define MIPI_RX_CON90_CSI2_RG_CSI0_LNRD1_HSRX_DELAY_APPLY_SHIFT 1 >> +#define MIPI_RX_CON90_CSI2_RG_CSI0_LNRD1_HSRX_DELAY_APPLY_MASK (0x1 << 1) >> +#define MIPI_RX_CON90_CSI2_RG_CSI0_LNRD1_HSRX_DELAY_CODE_SHIFT 2 >> +#define MIPI_RX_CON90_CSI2_RG_CSI0_LNRD1_HSRX_DELAY_CODE_MASK (0x3f << 2) >> +#define MIPI_RX_CON94_CSI2 0x2894 >> +#define MIPI_RX_CON94_CSI2_RG_CSI0_LNRD2_HSRX_DELAY_EN_SHIFT 0 >> +#define MIPI_RX_CON94_CSI2_RG_CSI0_LNRD2_HSRX_DELAY_EN_MASK (0x1 << 0) >> +#define MIPI_RX_CON94_CSI2_RG_CSI0_LNRD2_HSRX_DELAY_APPLY_SHIFT 1 >> +#define MIPI_RX_CON94_CSI2_RG_CSI0_LNRD2_HSRX_DELAY_APPLY_MASK (0x1 << 1) >> +#define MIPI_RX_CON94_CSI2_RG_CSI0_LNRD2_HSRX_DELAY_CODE_SHIFT 2 >> +#define MIPI_RX_CON94_CSI2_RG_CSI0_LNRD2_HSRX_DELAY_CODE_MASK (0x3f << 2) >> +#define MIPI_RX_CON98_CSI2 0x2898 >> +#define MIPI_RX_CON98_CSI2_RG_CSI0_LNRD3_HSRX_DELAY_EN_SHIFT 0 >> +#define MIPI_RX_CON98_CSI2_RG_CSI0_LNRD3_HSRX_DELAY_EN_MASK (0x1 << 0) >> +#define MIPI_RX_CON98_CSI2_RG_CSI0_LNRD3_HSRX_DELAY_APPLY_SHIFT 1 >> +#define MIPI_RX_CON98_CSI2_RG_CSI0_LNRD3_HSRX_DELAY_APPLY_MASK (0x1 << 1) >> +#define MIPI_RX_CON98_CSI2_RG_CSI0_LNRD3_HSRX_DELAY_CODE_SHIFT 2 >> +#define MIPI_RX_CON98_CSI2_RG_CSI0_LNRD3_HSRX_DELAY_CODE_MASK (0x3f << 2) >> +#define MIPI_RX_CONA0_CSI2 0x28A0 >> +#define MIPI_RX_CONA0_CSI2_RG_CSI0_LNRC_HSRX_DELAY_EN_SHIFT 0 >> +#define MIPI_RX_CONA0_CSI2_RG_CSI0_LNRC_HSRX_DELAY_EN_MASK (0x1 << 0) >> +#define MIPI_RX_CONA0_CSI2_RG_CSI0_LNRC_HSRX_DELAY_APPLY_SHIFT 1 >> +#define MIPI_RX_CONA0_CSI2_RG_CSI0_LNRC_HSRX_DELAY_APPLY_MASK (0x1 << 1) >> +#define MIPI_RX_CONA0_CSI2_RG_CSI0_LNRC_HSRX_DELAY_CODE_SHIFT 2 >> +#define MIPI_RX_CONA0_CSI2_RG_CSI0_LNRC_HSRX_DELAY_CODE_MASK (0x3f << 2) >> +#define MIPI_RX_CONB0_CSI2 0x28B0 >> +#define MIPI_RX_CONB0_CSI2_DELAY_APPLY_MODE_SHIFT 0 >> +#define MIPI_RX_CONB0_CSI2_DELAY_APPLY_MODE_MASK (0xf << 0) >> +#define MIPI_RX_CONB0_CSI2_DESKEW_SW_RST_SHIFT 7 >> +#define MIPI_RX_CONB0_CSI2_DESKEW_SW_RST_MASK (0x1 << 7) >> +#define MIPI_RX_CONB0_CSI2_DESKEW_TRIGGER_MODE_SHIFT 8 >> +#define MIPI_RX_CONB0_CSI2_DESKEW_TRIGGER_MODE_MASK (0x7 << 8) >> +#define MIPI_RX_CONB0_CSI2_DESKEW_ACC_MODE_SHIFT 12 >> +#define MIPI_RX_CONB0_CSI2_DESKEW_ACC_MODE_MASK (0xf << 12) >> +#define MIPI_RX_CONB0_CSI2_DESKEW_CSI2_RST_ENABLE_SHIFT 16 >> +#define MIPI_RX_CONB0_CSI2_DESKEW_CSI2_RST_ENABLE_MASK (0x1 << 16) >> +#define MIPI_RX_CONB0_CSI2_DESKEW_IP_SEL_SHIFT 30 >> +#define MIPI_RX_CONB0_CSI2_DESKEW_IP_SEL_MASK (0x1 << 30) >> +#define MIPI_RX_CONB0_CSI2_DESKEW_ENABLE_SHIFT 31 >> +#define MIPI_RX_CONB0_CSI2_DESKEW_ENABLE_MASK (0x1 << 31) >> +#define MIPI_RX_CONB4_CSI2 0x28B4 >> +#define MIPI_RX_CONB4_CSI2_SYNC_CODE_MASK_SHIFT 0 >> +#define MIPI_RX_CONB4_CSI2_SYNC_CODE_MASK_MASK (0xffff << 0) >> +#define MIPI_RX_CONB4_CSI2_EXPECTED_SYNC_CODE_SHIFT 16 >> +#define MIPI_RX_CONB4_CSI2_EXPECTED_SYNC_CODE_MASK (0xffff << 16) >> +#define MIPI_RX_CONB8_CSI2 0x28B8 >> +#define MIPI_RX_CONB8_CSI2_DESKEW_SETUP_TIME_SHIFT 0 >> +#define MIPI_RX_CONB8_CSI2_DESKEW_SETUP_TIME_MASK (0xf << 0) >> +#define MIPI_RX_CONB8_CSI2_DESKEW_HOLD_TIME_SHIFT 8 >> +#define MIPI_RX_CONB8_CSI2_DESKEW_HOLD_TIME_MASK (0xf << 8) >> +#define MIPI_RX_CONB8_CSI2_DESKEW_TIME_OUT_SHIFT 16 >> +#define MIPI_RX_CONB8_CSI2_DESKEW_TIME_OUT_MASK (0xff << 16) >> +#define MIPI_RX_CONB8_CSI2_DESKEW_TIME_OUT_EN_SHIFT 24 >> +#define MIPI_RX_CONB8_CSI2_DESKEW_TIME_OUT_EN_MASK (0x1 << 24) >> +#define MIPI_RX_CONBC_CSI2 0x28BC >> +#define MIPI_RX_CONBC_CSI2_DESKEW_DETECTION_MODE_SHIFT 0 >> +#define MIPI_RX_CONBC_CSI2_DESKEW_DETECTION_MODE_MASK (0xf << 0) >> +#define MIPI_RX_CONBC_CSI2_DESKEW_DETECTION_CNT_SHIFT 8 >> +#define MIPI_RX_CONBC_CSI2_DESKEW_DETECTION_CNT_MASK (0x7f << 8) >> +#define MIPI_RX_CONBC_CSI2_DESKEW_DELAY_APPLY_MODE_SHIFT 16 >> +#define MIPI_RX_CONBC_CSI2_DESKEW_DELAY_APPLY_MODE_MASK (0xf << 16) >> +#define MIPI_RX_CONBC_CSI2_DESKEW_LANE_NUMBER_SHIFT 24 >> +#define MIPI_RX_CONBC_CSI2_DESKEW_LANE_NUMBER_MASK (0x3 << 24) >> +#define MIPI_RX_CONC0_CSI2 0x28C0 >> +#define MIPI_RX_CONC0_CSI2_DESKEW_INTERRUPT_ENABLE_SHIFT 0 >> +#define MIPI_RX_CONC0_CSI2_DESKEW_INTERRUPT_ENABLE_MASK (0xffff << 0) >> +#define MIPI_RX_CONC0_CSI2_DESKEW_INTERRUPT_W1C_EN_SHIFT 31 >> +#define MIPI_RX_CONC0_CSI2_DESKEW_INTERRUPT_W1C_EN_MASK (0x1 << 31) >> +#define MIPI_RX_CONC4_CSI2 0x28C4 >> +#define MIPI_RX_CONC4_CSI2_DESKEW_INTERRUPT_STATUS_SHIFT 0 >> +#define MIPI_RX_CONC4_CSI2_DESKEW_INTERRUPT_STATUS_MASK (0xffff << 0) >> +#define MIPI_RX_CONC8_CSI2 0x28C8 >> +#define MIPI_RX_CONC8_CSI2_DESKEW_DEBUG_MUX_SELECT_SHIFT 0 >> +#define MIPI_RX_CONC8_CSI2_DESKEW_DEBUG_MUX_SELECT_MASK (0xff << 0) >> +#define MIPI_RX_CONCC_CSI2 0x28CC >> +#define MIPI_RX_CONCC_CSI2_DESKEW_DEBUG_OUTPUTS_SHIFT 0 >> +#define MIPI_RX_CONCC_CSI2_DESKEW_DEBUG_OUTPUTS_MASK (0xffffffff << 0) >> +#define MIPI_RX_COND0_CSI2 0x28D0 >> +#define MIPI_RX_COND0_CSI2_DESKEW_DELAY_LENGTH_SHIFT 0 >> +#define MIPI_RX_COND0_CSI2_DESKEW_DELAY_LENGTH_MASK (0x3f << 0) >> +#define SENINF3_CSI2_CTL 0x2A00 >> +#define SENINF3_CSI2_CTL_DATA_LANE0_EN_SHIFT 0 >> +#define SENINF3_CSI2_CTL_DATA_LANE0_EN_MASK (0x1 << 0) >> +#define SENINF3_CSI2_CTL_DATA_LANE1_EN_SHIFT 1 >> +#define SENINF3_CSI2_CTL_DATA_LANE1_EN_MASK (0x1 << 1) >> +#define SENINF3_CSI2_CTL_DATA_LANE2_EN_SHIFT 2 >> +#define SENINF3_CSI2_CTL_DATA_LANE2_EN_MASK (0x1 << 2) >> +#define SENINF3_CSI2_CTL_DATA_LANE3_EN_SHIFT 3 >> +#define SENINF3_CSI2_CTL_DATA_LANE3_EN_MASK (0x1 << 3) >> +#define SENINF3_CSI2_CTL_CLOCK_LANE_EN_SHIFT 4 >> +#define SENINF3_CSI2_CTL_CLOCK_LANE_EN_MASK (0x1 << 4) >> +#define SENINF3_CSI2_CTL_ECC_EN_SHIFT 5 >> +#define SENINF3_CSI2_CTL_ECC_EN_MASK (0x1 << 5) >> +#define SENINF3_CSI2_CTL_CRC_EN_SHIFT 6 >> +#define SENINF3_CSI2_CTL_CRC_EN_MASK (0x1 << 6) >> +#define SENINF3_CSI2_CTL_HSRX_DET_EN_SHIFT 7 >> +#define SENINF3_CSI2_CTL_HSRX_DET_EN_MASK (0x1 << 7) >> +#define SENINF3_CSI2_CTL_HS_PRPR_EN_SHIFT 8 >> +#define SENINF3_CSI2_CTL_HS_PRPR_EN_MASK (0x1 << 8) >> +#define SENINF3_CSI2_CTL_HS_END_EN_SHIFT 9 >> +#define SENINF3_CSI2_CTL_HS_END_EN_MASK (0x1 << 9) >> +#define SENINF3_CSI2_CTL_GENERIC_LONG_PACKET_EN_SHIFT 12 >> +#define SENINF3_CSI2_CTL_GENERIC_LONG_PACKET_EN_MASK (0x1 << 12) >> +#define SENINF3_CSI2_CTL_IMAGE_PACKET_EN_SHIFT 13 >> +#define SENINF3_CSI2_CTL_IMAGE_PACKET_EN_MASK (0x1 << 13) >> +#define SENINF3_CSI2_CTL_BYTE2PIXEL_EN_SHIFT 14 >> +#define SENINF3_CSI2_CTL_BYTE2PIXEL_EN_MASK (0x1 << 14) >> +#define SENINF3_CSI2_CTL_VS_TYPE_SHIFT 15 >> +#define SENINF3_CSI2_CTL_VS_TYPE_MASK (0x1 << 15) >> +#define SENINF3_CSI2_CTL_ED_SEL_SHIFT 16 >> +#define SENINF3_CSI2_CTL_ED_SEL_MASK (0x1 << 16) >> +#define SENINF3_CSI2_CTL_FLUSH_MODE_SHIFT 18 >> +#define SENINF3_CSI2_CTL_FLUSH_MODE_MASK (0x3 << 18) >> +#define SENINF3_CSI2_CTL_HS_TRAIL_EN_SHIFT 25 >> +#define SENINF3_CSI2_CTL_HS_TRAIL_EN_MASK (0x1 << 25) >> +#define SENINF3_CSI2_CTL_CLOCK_HS_OPTION_SHIFT 27 >> +#define SENINF3_CSI2_CTL_CLOCK_HS_OPTION_MASK (0x1 << 27) >> +#define SENINF3_CSI2_CTL_VS_OUT_CYCLE_NUMBER_SHIFT 28 >> +#define SENINF3_CSI2_CTL_VS_OUT_CYCLE_NUMBER_MASK (0x3 << 28) >> +#define SENINF3_CSI2_LNRC_TIMING 0x2A04 >> +#define SENINF3_CSI2_LNRC_TIMING_CLOCK_TERM_PARAMETER_SHIFT 0 >> +#define SENINF3_CSI2_LNRC_TIMING_CLOCK_TERM_PARAMETER_MASK (0xff << 0) >> +#define SENINF3_CSI2_LNRC_TIMING_CLOCK_SETTLE_PARAMETER_SHIFT 8 >> +#define SENINF3_CSI2_LNRC_TIMING_CLOCK_SETTLE_PARAMETER_MASK (0xff << 8) >> +#define SENINF3_CSI2_LNRD_TIMING 0x2A08 >> +#define SENINF3_CSI2_LNRD_TIMING_DATA_TERM_PARAMETER_SHIFT 0 >> +#define SENINF3_CSI2_LNRD_TIMING_DATA_TERM_PARAMETER_MASK (0xff << 0) >> +#define SENINF3_CSI2_LNRD_TIMING_DATA_SETTLE_PARAMETER_SHIFT 8 >> +#define SENINF3_CSI2_LNRD_TIMING_DATA_SETTLE_PARAMETER_MASK (0xff << 8) >> +#define SENINF3_CSI2_DPCM 0x2A0C >> +#define SENINF3_CSI2_DPCM_DPCM_MODE_SHIFT 0 >> +#define SENINF3_CSI2_DPCM_DPCM_MODE_MASK (0xf << 0) >> +#define SENINF3_CSI2_DPCM_DI_30_DPCM_EN_SHIFT 7 >> +#define SENINF3_CSI2_DPCM_DI_30_DPCM_EN_MASK (0x1 << 7) >> +#define SENINF3_CSI2_DPCM_DI_31_DPCM_EN_SHIFT 8 >> +#define SENINF3_CSI2_DPCM_DI_31_DPCM_EN_MASK (0x1 << 8) >> +#define SENINF3_CSI2_DPCM_DI_32_DPCM_EN_SHIFT 9 >> +#define SENINF3_CSI2_DPCM_DI_32_DPCM_EN_MASK (0x1 << 9) >> +#define SENINF3_CSI2_DPCM_DI_33_DPCM_EN_SHIFT 10 >> +#define SENINF3_CSI2_DPCM_DI_33_DPCM_EN_MASK (0x1 << 10) >> +#define SENINF3_CSI2_DPCM_DI_34_DPCM_EN_SHIFT 11 >> +#define SENINF3_CSI2_DPCM_DI_34_DPCM_EN_MASK (0x1 << 11) >> +#define SENINF3_CSI2_DPCM_DI_35_DPCM_EN_SHIFT 12 >> +#define SENINF3_CSI2_DPCM_DI_35_DPCM_EN_MASK (0x1 << 12) >> +#define SENINF3_CSI2_DPCM_DI_36_DPCM_EN_SHIFT 13 >> +#define SENINF3_CSI2_DPCM_DI_36_DPCM_EN_MASK (0x1 << 13) >> +#define SENINF3_CSI2_DPCM_DI_37_DPCM_EN_SHIFT 14 >> +#define SENINF3_CSI2_DPCM_DI_37_DPCM_EN_MASK (0x1 << 14) >> +#define SENINF3_CSI2_DPCM_DI_2A_DPCM_EN_SHIFT 15 >> +#define SENINF3_CSI2_DPCM_DI_2A_DPCM_EN_MASK (0x1 << 15) >> +#define SENINF3_CSI2_INT_EN 0x2A10 >> +#define SENINF3_CSI2_INT_EN_ERR_FRAME_SYNC_SHIFT 0 >> +#define SENINF3_CSI2_INT_EN_ERR_FRAME_SYNC_MASK (0x1 << 0) >> +#define SENINF3_CSI2_INT_EN_ERR_ID_SHIFT 1 >> +#define SENINF3_CSI2_INT_EN_ERR_ID_MASK (0x1 << 1) >> +#define SENINF3_CSI2_INT_EN_ERR_ECC_NO_ERROR_SHIFT 2 >> +#define SENINF3_CSI2_INT_EN_ERR_ECC_NO_ERROR_MASK (0x1 << 2) >> +#define SENINF3_CSI2_INT_EN_ERR_ECC_CORRECTED_SHIFT 3 >> +#define SENINF3_CSI2_INT_EN_ERR_ECC_CORRECTED_MASK (0x1 << 3) >> +#define SENINF3_CSI2_INT_EN_ERR_ECC_DOUBLE_SHIFT 4 >> +#define SENINF3_CSI2_INT_EN_ERR_ECC_DOUBLE_MASK (0x1 << 4) >> +#define SENINF3_CSI2_INT_EN_ERR_CRC_SHIFT 5 >> +#define SENINF3_CSI2_INT_EN_ERR_CRC_MASK (0x1 << 5) >> +#define SENINF3_CSI2_INT_EN_ERR_CRC_NO_ERROR_SHIFT 6 >> +#define SENINF3_CSI2_INT_EN_ERR_CRC_NO_ERROR_MASK (0x1 << 6) >> +#define SENINF3_CSI2_INT_EN_ERR_MULTI_LANE_SYNC_SHIFT 7 >> +#define SENINF3_CSI2_INT_EN_ERR_MULTI_LANE_SYNC_MASK (0x1 << 7) >> +#define SENINF3_CSI2_INT_EN_ERR_SOT_SYNC_HS_LNRD0_SHIFT 8 >> +#define SENINF3_CSI2_INT_EN_ERR_SOT_SYNC_HS_LNRD0_MASK (0x1 << 8) >> +#define SENINF3_CSI2_INT_EN_ERR_SOT_SYNC_HS_LNRD1_SHIFT 9 >> +#define SENINF3_CSI2_INT_EN_ERR_SOT_SYNC_HS_LNRD1_MASK (0x1 << 9) >> +#define SENINF3_CSI2_INT_EN_ERR_SOT_SYNC_HS_LNRD2_SHIFT 10 >> +#define SENINF3_CSI2_INT_EN_ERR_SOT_SYNC_HS_LNRD2_MASK (0x1 << 10) >> +#define SENINF3_CSI2_INT_EN_ERR_SOT_SYNC_HS_LNRD3_SHIFT 11 >> +#define SENINF3_CSI2_INT_EN_ERR_SOT_SYNC_HS_LNRD3_MASK (0x1 << 11) >> +#define SENINF3_CSI2_INT_EN_FS_SHIFT 12 >> +#define SENINF3_CSI2_INT_EN_FS_MASK (0x1 << 12) >> +#define SENINF3_CSI2_INT_EN_LS_SHIFT 13 >> +#define SENINF3_CSI2_INT_EN_LS_MASK (0x1 << 13) >> +#define SENINF3_CSI2_INT_EN_GS_SHIFT 14 >> +#define SENINF3_CSI2_INT_EN_GS_MASK (0x1 << 14) >> +#define SENINF3_CSI2_INT_EN_FE_SHIFT 15 >> +#define SENINF3_CSI2_INT_EN_FE_MASK (0x1 << 15) >> +#define SENINF3_CSI2_INT_EN_ERR_FRAME_SYNC_S0_SHIFT 16 >> +#define SENINF3_CSI2_INT_EN_ERR_FRAME_SYNC_S0_MASK (0x1 << 16) >> +#define SENINF3_CSI2_INT_EN_ERR_FRAME_SYNC_S1_SHIFT 17 >> +#define SENINF3_CSI2_INT_EN_ERR_FRAME_SYNC_S1_MASK (0x1 << 17) >> +#define SENINF3_CSI2_INT_EN_ERR_FRAME_SYNC_S2_SHIFT 18 >> +#define SENINF3_CSI2_INT_EN_ERR_FRAME_SYNC_S2_MASK (0x1 << 18) >> +#define SENINF3_CSI2_INT_EN_ERR_FRAME_SYNC_S3_SHIFT 19 >> +#define SENINF3_CSI2_INT_EN_ERR_FRAME_SYNC_S3_MASK (0x1 << 19) >> +#define SENINF3_CSI2_INT_EN_ERR_FRAME_SYNC_S4_SHIFT 20 >> +#define SENINF3_CSI2_INT_EN_ERR_FRAME_SYNC_S4_MASK (0x1 << 20) >> +#define SENINF3_CSI2_INT_EN_ERR_FRAME_SYNC_S5_SHIFT 21 >> +#define SENINF3_CSI2_INT_EN_ERR_FRAME_SYNC_S5_MASK (0x1 << 21) >> +#define SENINF3_CSI2_INT_EN_ERR_LANE_RESYNC_SHIFT 22 >> +#define SENINF3_CSI2_INT_EN_ERR_LANE_RESYNC_MASK (0x1 << 22) >> +#define SENINF3_CSI2_INT_EN_ERR_FRAME_SYNC_S6_SHIFT 23 >> +#define SENINF3_CSI2_INT_EN_ERR_FRAME_SYNC_S6_MASK (0x1 << 23) >> +#define SENINF3_CSI2_INT_EN_ERR_FRAME_SYNC_S7_SHIFT 24 >> +#define SENINF3_CSI2_INT_EN_ERR_FRAME_SYNC_S7_MASK (0x1 << 24) >> +#define SENINF3_CSI2_INT_EN_TRIO0_ESCAPE_CODE_DETECT_SHIFT 26 >> +#define SENINF3_CSI2_INT_EN_TRIO0_ESCAPE_CODE_DETECT_MASK (0x1 << 26) >> +#define SENINF3_CSI2_INT_EN_TRIO1_ESCAPE_CODE_DETECT_SHIFT 27 >> +#define SENINF3_CSI2_INT_EN_TRIO1_ESCAPE_CODE_DETECT_MASK (0x1 << 27) >> +#define SENINF3_CSI2_INT_EN_TRIO2_ESCAPE_CODE_DETECT_SHIFT 28 >> +#define SENINF3_CSI2_INT_EN_TRIO2_ESCAPE_CODE_DETECT_MASK (0x1 << 28) >> +#define SENINF3_CSI2_INT_EN_TRIO3_ESCAPE_CODE_DETECT_SHIFT 29 >> +#define SENINF3_CSI2_INT_EN_TRIO3_ESCAPE_CODE_DETECT_MASK (0x1 << 29) >> +#define SENINF3_CSI2_INT_EN_MERGE_FIFO_AF_SHIFT 30 >> +#define SENINF3_CSI2_INT_EN_MERGE_FIFO_AF_MASK (0x1 << 30) >> +#define SENINF3_CSI2_INT_EN_INT_WCLR_EN_SHIFT 31 >> +#define SENINF3_CSI2_INT_EN_INT_WCLR_EN_MASK (0x1 << 31) >> +#define SENINF3_CSI2_INT_STATUS 0x2A14 >> +#define SENINF3_CSI2_INT_STATUS_ERR_FRAME_SYNC_STA_SHIFT 0 >> +#define SENINF3_CSI2_INT_STATUS_ERR_FRAME_SYNC_STA_MASK (0x1 << 0) >> +#define SENINF3_CSI2_INT_STATUS_ERR_ID_STA_SHIFT 1 >> +#define SENINF3_CSI2_INT_STATUS_ERR_ID_STA_MASK (0x1 << 1) >> +#define SENINF3_CSI2_INT_STATUS_ERR_ECC_NO_ERROR_STA_SHIFT 2 >> +#define SENINF3_CSI2_INT_STATUS_ERR_ECC_NO_ERROR_STA_MASK (0x1 << 2) >> +#define SENINF3_CSI2_INT_STATUS_ERR_ECC_CORRECTED_STA_SHIFT 3 >> +#define SENINF3_CSI2_INT_STATUS_ERR_ECC_CORRECTED_STA_MASK (0x1 << 3) >> +#define SENINF3_CSI2_INT_STATUS_ERR_ECC_DOUBLE_STA_SHIFT 4 >> +#define SENINF3_CSI2_INT_STATUS_ERR_ECC_DOUBLE_STA_MASK (0x1 << 4) >> +#define SENINF3_CSI2_INT_STATUS_ERR_CRC_STA_SHIFT 5 >> +#define SENINF3_CSI2_INT_STATUS_ERR_CRC_STA_MASK (0x1 << 5) >> +#define SENINF3_CSI2_INT_STATUS_ERR_MULTI_LANE_SYNC_STA_SHIFT 7 >> +#define SENINF3_CSI2_INT_STATUS_ERR_MULTI_LANE_SYNC_STA_MASK (0x1 << 7) >> +#define SENINF3_CSI2_INT_STATUS_ERR_SOT_SYNC_HS_LNRD0_STA_SHIFT 8 >> +#define SENINF3_CSI2_INT_STATUS_ERR_SOT_SYNC_HS_LNRD0_STA_MASK (0x1 << 8) >> +#define SENINF3_CSI2_INT_STATUS_ERR_SOT_SYNC_HS_LNRD1_STA_SHIFT 9 >> +#define SENINF3_CSI2_INT_STATUS_ERR_SOT_SYNC_HS_LNRD1_STA_MASK (0x1 << 9) >> +#define SENINF3_CSI2_INT_STATUS_ERR_SOT_SYNC_HS_LNRD2_STA_SHIFT 10 >> +#define SENINF3_CSI2_INT_STATUS_ERR_SOT_SYNC_HS_LNRD2_STA_MASK (0x1 << 10) >> +#define SENINF3_CSI2_INT_STATUS_ERR_SOT_SYNC_HS_LNRD3_STA_SHIFT 11 >> +#define SENINF3_CSI2_INT_STATUS_ERR_SOT_SYNC_HS_LNRD3_STA_MASK (0x1 << 11) >> +#define SENINF3_CSI2_INT_STATUS_FS_STA_SHIFT 12 >> +#define SENINF3_CSI2_INT_STATUS_FS_STA_MASK (0x1 << 12) >> +#define SENINF3_CSI2_INT_STATUS_LS_STA_SHIFT 13 >> +#define SENINF3_CSI2_INT_STATUS_LS_STA_MASK (0x1 << 13) >> +#define SENINF3_CSI2_INT_STATUS_GS_STA_SHIFT 14 >> +#define SENINF3_CSI2_INT_STATUS_GS_STA_MASK (0x1 << 14) >> +#define SENINF3_CSI2_INT_STATUS_FE_STA_SHIFT 15 >> +#define SENINF3_CSI2_INT_STATUS_FE_STA_MASK (0x1 << 15) >> +#define SENINF3_CSI2_INT_STATUS_ERR_FRAME_SYNC_S0_STA_SHIFT 16 >> +#define SENINF3_CSI2_INT_STATUS_ERR_FRAME_SYNC_S0_STA_MASK (0x1 << 16) >> +#define SENINF3_CSI2_INT_STATUS_ERR_FRAME_SYNC_S1_STA_SHIFT 17 >> +#define SENINF3_CSI2_INT_STATUS_ERR_FRAME_SYNC_S1_STA_MASK (0x1 << 17) >> +#define SENINF3_CSI2_INT_STATUS_ERR_FRAME_SYNC_S2_STA_SHIFT 18 >> +#define SENINF3_CSI2_INT_STATUS_ERR_FRAME_SYNC_S2_STA_MASK (0x1 << 18) >> +#define SENINF3_CSI2_INT_STATUS_ERR_FRAME_SYNC_S3_STA_SHIFT 19 >> +#define SENINF3_CSI2_INT_STATUS_ERR_FRAME_SYNC_S3_STA_MASK (0x1 << 19) >> +#define SENINF3_CSI2_INT_STATUS_ERR_FRAME_SYNC_S4_STA_SHIFT 20 >> +#define SENINF3_CSI2_INT_STATUS_ERR_FRAME_SYNC_S4_STA_MASK (0x1 << 20) >> +#define SENINF3_CSI2_INT_STATUS_ERR_FRAME_SYNC_S5_STA_SHIFT 21 >> +#define SENINF3_CSI2_INT_STATUS_ERR_FRAME_SYNC_S5_STA_MASK (0x1 << 21) >> +#define SENINF3_CSI2_INT_STATUS_ERR_LANE_RESYNC_STA_SHIFT 22 >> +#define SENINF3_CSI2_INT_STATUS_ERR_LANE_RESYNC_STA_MASK (0x1 << 22) >> +#define SENINF3_CSI2_INT_STATUS_ERR_FRAME_SYNC_S6_STA_SHIFT 23 >> +#define SENINF3_CSI2_INT_STATUS_ERR_FRAME_SYNC_S6_STA_MASK (0x1 << 23) >> +#define SENINF3_CSI2_INT_STATUS_ERR_FRAME_SYNC_S7_STA_SHIFT 24 >> +#define SENINF3_CSI2_INT_STATUS_ERR_FRAME_SYNC_S7_STA_MASK (0x1 << 24) >> +#define SENINF3_CSI2_INT_STATUS_TRIO0_ESCAPE_CODE_DETECT_STA_SHIFT 26 >> +#define SENINF3_CSI2_INT_STATUS_TRIO0_ESCAPE_CODE_DETECT_STA_MASK (0x1 << 26) >> +#define SENINF3_CSI2_INT_STATUS_TRIO1_ESCAPE_CODE_DETECT_STA_SHIFT 27 >> +#define SENINF3_CSI2_INT_STATUS_TRIO1_ESCAPE_CODE_DETECT_STA_MASK (0x1 << 27) >> +#define SENINF3_CSI2_INT_STATUS_TRIO2_ESCAPE_CODE_DETECT_STA_SHIFT 28 >> +#define SENINF3_CSI2_INT_STATUS_TRIO2_ESCAPE_CODE_DETECT_STA_MASK (0x1 << 28) >> +#define SENINF3_CSI2_INT_STATUS_TRIO3_ESCAPE_CODE_DETECT_STA_SHIFT 29 >> +#define SENINF3_CSI2_INT_STATUS_TRIO3_ESCAPE_CODE_DETECT_STA_MASK (0x1 << 29) >> +#define SENINF3_CSI2_INT_STATUS_MERGE_FIFO_AF_SHIFT 30 >> +#define SENINF3_CSI2_INT_STATUS_MERGE_FIFO_AF_MASK (0x1 << 30) >> +#define SENINF3_CSI2_DGB_SEL 0x2A18 >> +#define SENINF3_CSI2_DGB_SEL_DEBUG_SEL_SHIFT 0 >> +#define SENINF3_CSI2_DGB_SEL_DEBUG_SEL_MASK (0xff << 0) >> +#define SENINF3_CSI2_DGB_SEL_DEBUG_EN_SHIFT 31 >> +#define SENINF3_CSI2_DGB_SEL_DEBUG_EN_MASK (0x1 << 31) >> +#define SENINF3_CSI2_DBG_PORT 0x2A1C >> +#define SENINF3_CSI2_DBG_PORT_CTL_DBG_PORT_SHIFT 0 >> +#define SENINF3_CSI2_DBG_PORT_CTL_DBG_PORT_MASK (0xffff << 0) >> +#define SENINF3_CSI2_SPARE0 0x2A20 >> +#define SENINF3_CSI2_SPARE0_SPARE0_SHIFT 0 >> +#define SENINF3_CSI2_SPARE0_SPARE0_MASK (0xffffffff << 0) >> +#define SENINF3_CSI2_SPARE1 0x2A24 >> +#define SENINF3_CSI2_SPARE1_SPARE1_SHIFT 0 >> +#define SENINF3_CSI2_SPARE1_SPARE1_MASK (0xffffffff << 0) >> +#define SENINF3_CSI2_LNRC_FSM 0x2A28 >> +#define SENINF3_CSI2_LNRC_FSM_LNRC_RX_FSM_SHIFT 0 >> +#define SENINF3_CSI2_LNRC_FSM_LNRC_RX_FSM_MASK (0x3f << 0) >> +#define SENINF3_CSI2_LNRD_FSM 0x2A2C >> +#define SENINF3_CSI2_LNRD_FSM_LNRD0_RX_FSM_SHIFT 0 >> +#define SENINF3_CSI2_LNRD_FSM_LNRD0_RX_FSM_MASK (0x7f << 0) >> +#define SENINF3_CSI2_LNRD_FSM_LNRD1_RX_FSM_SHIFT 8 >> +#define SENINF3_CSI2_LNRD_FSM_LNRD1_RX_FSM_MASK (0x7f << 8) >> +#define SENINF3_CSI2_LNRD_FSM_LNRD2_RX_FSM_SHIFT 16 >> +#define SENINF3_CSI2_LNRD_FSM_LNRD2_RX_FSM_MASK (0x7f << 16) >> +#define SENINF3_CSI2_LNRD_FSM_LNRD3_RX_FSM_SHIFT 24 >> +#define SENINF3_CSI2_LNRD_FSM_LNRD3_RX_FSM_MASK (0x7f << 24) >> +#define SENINF3_CSI2_FRAME_LINE_NUM 0x2A30 >> +#define SENINF3_CSI2_FRAME_LINE_NUM_FRAME_NUM_SHIFT 0 >> +#define SENINF3_CSI2_FRAME_LINE_NUM_FRAME_NUM_MASK (0xffff << 0) >> +#define SENINF3_CSI2_FRAME_LINE_NUM_LINE_NUM_SHIFT 16 >> +#define SENINF3_CSI2_FRAME_LINE_NUM_LINE_NUM_MASK (0xffff << 16) >> +#define SENINF3_CSI2_GENERIC_SHORT 0x2A34 >> +#define SENINF3_CSI2_GENERIC_SHORT_GENERIC_SHORT_PACKET_DT_SHIFT 0 >> +#define SENINF3_CSI2_GENERIC_SHORT_GENERIC_SHORT_PACKET_DT_MASK (0x3f << 0) >> +#define SENINF3_CSI2_GENERIC_SHORT_GENERIC_SHORT_PACKET_DATA_SHIFT 16 >> +#define SENINF3_CSI2_GENERIC_SHORT_GENERIC_SHORT_PACKET_DATA_MASK \ >> +(0xffff << 16) >> +#define SENINF3_CSI2_HSRX_DBG 0x2A38 >> +#define SENINF3_CSI2_HSRX_DBG_DATA_LANE0_HSRX_EN_SHIFT 0 >> +#define SENINF3_CSI2_HSRX_DBG_DATA_LANE0_HSRX_EN_MASK (0x1 << 0) >> +#define SENINF3_CSI2_HSRX_DBG_DATA_LANE1_HSRX_EN_SHIFT 1 >> +#define SENINF3_CSI2_HSRX_DBG_DATA_LANE1_HSRX_EN_MASK (0x1 << 1) >> +#define SENINF3_CSI2_HSRX_DBG_DATA_LANE2_HSRX_EN_SHIFT 2 >> +#define SENINF3_CSI2_HSRX_DBG_DATA_LANE2_HSRX_EN_MASK (0x1 << 2) >> +#define SENINF3_CSI2_HSRX_DBG_DATA_LANE3_HSRX_EN_SHIFT 3 >> +#define SENINF3_CSI2_HSRX_DBG_DATA_LANE3_HSRX_EN_MASK (0x1 << 3) >> +#define SENINF3_CSI2_HSRX_DBG_CLOCK_LANE_HSRX_EN_SHIFT 4 >> +#define SENINF3_CSI2_HSRX_DBG_CLOCK_LANE_HSRX_EN_MASK (0x1 << 4) >> +#define SENINF3_CSI2_DI 0x2A3C >> +#define SENINF3_CSI2_DI_VC0_SHIFT 0 >> +#define SENINF3_CSI2_DI_VC0_MASK (0x3 << 0) >> +#define SENINF3_CSI2_DI_DT0_SHIFT 2 >> +#define SENINF3_CSI2_DI_DT0_MASK (0x3f << 2) >> +#define SENINF3_CSI2_DI_VC1_SHIFT 8 >> +#define SENINF3_CSI2_DI_VC1_MASK (0x3 << 8) >> +#define SENINF3_CSI2_DI_DT1_SHIFT 10 >> +#define SENINF3_CSI2_DI_DT1_MASK (0x3f << 10) >> +#define SENINF3_CSI2_DI_VC2_SHIFT 16 >> +#define SENINF3_CSI2_DI_VC2_MASK (0x3 << 16) >> +#define SENINF3_CSI2_DI_DT2_SHIFT 18 >> +#define SENINF3_CSI2_DI_DT2_MASK (0x3f << 18) >> +#define SENINF3_CSI2_DI_VC3_SHIFT 24 >> +#define SENINF3_CSI2_DI_VC3_MASK (0x3 << 24) >> +#define SENINF3_CSI2_DI_DT3_SHIFT 26 >> +#define SENINF3_CSI2_DI_DT3_MASK (0x3f << 26) >> +#define SENINF3_CSI2_HS_TRAIL 0x2A40 >> +#define SENINF3_CSI2_HS_TRAIL_HS_TRAIL_PARAMETER_SHIFT 0 >> +#define SENINF3_CSI2_HS_TRAIL_HS_TRAIL_PARAMETER_MASK (0xff << 0) >> +#define SENINF3_CSI2_DI_CTRL 0x2A44 >> +#define SENINF3_CSI2_DI_CTRL_VC0_INTERLEAVING_SHIFT 0 >> +#define SENINF3_CSI2_DI_CTRL_VC0_INTERLEAVING_MASK (0x1 << 0) >> +#define SENINF3_CSI2_DI_CTRL_DT0_INTERLEAVING_SHIFT 1 >> +#define SENINF3_CSI2_DI_CTRL_DT0_INTERLEAVING_MASK (0x3 << 1) >> +#define SENINF3_CSI2_DI_CTRL_VC1_INTERLEAVING_SHIFT 8 >> +#define SENINF3_CSI2_DI_CTRL_VC1_INTERLEAVING_MASK (0x1 << 8) >> +#define SENINF3_CSI2_DI_CTRL_DT1_INTERLEAVING_SHIFT 9 >> +#define SENINF3_CSI2_DI_CTRL_DT1_INTERLEAVING_MASK (0x3 << 9) >> +#define SENINF3_CSI2_DI_CTRL_VC2_INTERLEAVING_SHIFT 16 >> +#define SENINF3_CSI2_DI_CTRL_VC2_INTERLEAVING_MASK (0x1 << 16) >> +#define SENINF3_CSI2_DI_CTRL_DT2_INTERLEAVING_SHIFT 17 >> +#define SENINF3_CSI2_DI_CTRL_DT2_INTERLEAVING_MASK (0x3 << 17) >> +#define SENINF3_CSI2_DI_CTRL_VC3_INTERLEAVING_SHIFT 24 >> +#define SENINF3_CSI2_DI_CTRL_VC3_INTERLEAVING_MASK (0x1 << 24) >> +#define SENINF3_CSI2_DI_CTRL_DT3_INTERLEAVING_SHIFT 25 >> +#define SENINF3_CSI2_DI_CTRL_DT3_INTERLEAVING_MASK (0x3 << 25) >> +#define SENINF3_CSI2_DETECT_CON1 0x2A4C >> +#define SENINF3_CSI2_DETECT_CON1_DETECT_SYNC_DISABLE_SHIFT 0 >> +#define SENINF3_CSI2_DETECT_CON1_DETECT_SYNC_DISABLE_MASK (0x1 << 0) >> +#define SENINF3_CSI2_DETECT_CON1_DETECT_SYNC_MASK_SHIFT 1 >> +#define SENINF3_CSI2_DETECT_CON1_DETECT_SYNC_MASK_MASK (0x7f << 1) >> +#define SENINF3_CSI2_DETECT_CON1_SYNC_WORD_SHIFT 8 >> +#define SENINF3_CSI2_DETECT_CON1_SYNC_WORD_MASK (0x1fffff << 8) >> +#define SENINF3_CSI2_DETECT_CON2 0x2A50 >> +#define SENINF3_CSI2_DETECT_CON2_DETECT_ESCAPE_DISABLE_SHIFT 0 >> +#define SENINF3_CSI2_DETECT_CON2_DETECT_ESCAPE_DISABLE_MASK (0x1 << 0) >> +#define SENINF3_CSI2_DETECT_CON2_DETECT_ESCAPE_MASK_SHIFT 1 >> +#define SENINF3_CSI2_DETECT_CON2_DETECT_ESCAPE_MASK_MASK (0x7f << 1) >> +#define SENINF3_CSI2_DETECT_CON2_ESCAPE_WORD_SHIFT 8 >> +#define SENINF3_CSI2_DETECT_CON2_ESCAPE_WORD_MASK (0x1fffff << 8) >> +#define SENINF3_CSI2_DETECT_CON3 0x2A54 >> +#define SENINF3_CSI2_DETECT_CON3_DETECT_POST_DISABLE_SHIFT 0 >> +#define SENINF3_CSI2_DETECT_CON3_DETECT_POST_DISABLE_MASK (0x1 << 0) >> +#define SENINF3_CSI2_DETECT_CON3_DETECT_POST_MASK_SHIFT 1 >> +#define SENINF3_CSI2_DETECT_CON3_DETECT_POST_MASK_MASK (0x7f << 1) >> +#define SENINF3_CSI2_DETECT_CON3_POST_WORD_SHIFT 8 >> +#define SENINF3_CSI2_DETECT_CON3_POST_WORD_MASK (0x1fffff << 8) >> +#define SENINF3_CSI2_RLR0_CON0 0x2A58 >> +#define SENINF3_CSI2_RLR0_CON0_RLR0_PRBS_PATTERN_SEL_SHIFT 0 >> +#define SENINF3_CSI2_RLR0_CON0_RLR0_PRBS_PATTERN_SEL_MASK (0xff << 0) >> +#define SENINF3_CSI2_RLR0_CON0_RLR0_PRBS_SEED_0_SHIFT 8 >> +#define SENINF3_CSI2_RLR0_CON0_RLR0_PRBS_SEED_0_MASK (0xff << 8) >> +#define SENINF3_CSI2_RLR0_CON0_RLR0_PRBS_SEED_1_SHIFT 16 >> +#define SENINF3_CSI2_RLR0_CON0_RLR0_PRBS_SEED_1_MASK (0xff << 16) >> +#define SENINF3_CSI2_RLR0_CON0_RLR0_PRBS_SEED_2_SHIFT 24 >> +#define SENINF3_CSI2_RLR0_CON0_RLR0_PRBS_SEED_2_MASK (0xff << 24) >> +#define SENINF3_CSI2_RLR1_CON0 0x2A5C >> +#define SENINF3_CSI2_RLR1_CON0_RLR1_PRBS_PATTERN_SEL_SHIFT 0 >> +#define SENINF3_CSI2_RLR1_CON0_RLR1_PRBS_PATTERN_SEL_MASK (0xff << 0) >> +#define SENINF3_CSI2_RLR1_CON0_RLR1_PRBS_SEED_0_SHIFT 8 >> +#define SENINF3_CSI2_RLR1_CON0_RLR1_PRBS_SEED_0_MASK (0xff << 8) >> +#define SENINF3_CSI2_RLR1_CON0_RLR1_PRBS_SEED_1_SHIFT 16 >> +#define SENINF3_CSI2_RLR1_CON0_RLR1_PRBS_SEED_1_MASK (0xff << 16) >> +#define SENINF3_CSI2_RLR1_CON0_RLR1_PRBS_SEED_2_SHIFT 24 >> +#define SENINF3_CSI2_RLR1_CON0_RLR1_PRBS_SEED_2_MASK (0xff << 24) >> +#define SENINF3_CSI2_RLR2_CON0 0x2A60 >> +#define SENINF3_CSI2_RLR2_CON0_RLR2_PRBS_PATTERN_SEL_SHIFT 0 >> +#define SENINF3_CSI2_RLR2_CON0_RLR2_PRBS_PATTERN_SEL_MASK (0xff << 0) >> +#define SENINF3_CSI2_RLR2_CON0_RLR2_PRBS_SEED_0_SHIFT 8 >> +#define SENINF3_CSI2_RLR2_CON0_RLR2_PRBS_SEED_0_MASK (0xff << 8) >> +#define SENINF3_CSI2_RLR2_CON0_RLR2_PRBS_SEED_1_SHIFT 16 >> +#define SENINF3_CSI2_RLR2_CON0_RLR2_PRBS_SEED_1_MASK (0xff << 16) >> +#define SENINF3_CSI2_RLR2_CON0_RLR2_PRBS_SEED_2_SHIFT 24 >> +#define SENINF3_CSI2_RLR2_CON0_RLR2_PRBS_SEED_2_MASK (0xff << 24) >> +#define SENINF3_CSI2_RLR_CON0 0x2A64 >> +#define SENINF3_CSI2_RLR_CON0_RLRN_PRBS_PATTERN_SEL_SHIFT 0 >> +#define SENINF3_CSI2_RLR_CON0_RLRN_PRBS_PATTERN_SEL_MASK (0xff << 0) >> +#define SENINF3_CSI2_RLR_CON0_RLRN_PRBS_SEED_0_SHIFT 8 >> +#define SENINF3_CSI2_RLR_CON0_RLRN_PRBS_SEED_0_MASK (0xff << 8) >> +#define SENINF3_CSI2_RLR_CON0_RLRN_PRBS_SEED_1_SHIFT 16 >> +#define SENINF3_CSI2_RLR_CON0_RLRN_PRBS_SEED_1_MASK (0xff << 16) >> +#define SENINF3_CSI2_RLR_CON0_RLRN_PRBS_SEED_2_SHIFT 24 >> +#define SENINF3_CSI2_RLR_CON0_RLRN_PRBS_SEED_2_MASK (0xff << 24) >> +#define SENINF3_CSI2_MUX_CON 0x2A68 >> +#define SENINF3_CSI2_MUX_CON_DPHY_RX_EXTERNAL_EN_SHIFT 0 >> +#define SENINF3_CSI2_MUX_CON_DPHY_RX_EXTERNAL_EN_MASK (0x1 << 0) >> +#define SENINF3_CSI2_MUX_CON_CPHY_TX_EXTERNAL_EN_SHIFT 1 >> +#define SENINF3_CSI2_MUX_CON_CPHY_TX_EXTERNAL_EN_MASK (0x1 << 1) >> +#define SENINF3_CSI2_MUX_CON_CPHY_RX_EXTERNAL_EN_SHIFT 2 >> +#define SENINF3_CSI2_MUX_CON_CPHY_RX_EXTERNAL_EN_MASK (0x1 << 2) >> +#define SENINF3_CSI2_MUX_CON_RLR_PATTERN_DELAY_EN_SHIFT 3 >> +#define SENINF3_CSI2_MUX_CON_RLR_PATTERN_DELAY_EN_MASK (0x1 << 3) >> +#define SENINF3_CSI2_MUX_CON_POST_PACKET_IGNORE_EN_SHIFT 4 >> +#define SENINF3_CSI2_MUX_CON_POST_PACKET_IGNORE_EN_MASK (0x1 << 4) >> +#define SENINF3_CSI2_DETECT_DBG0 0x2A6C >> +#define SENINF3_CSI2_DETECT_DBG0_DETECT_SYNC_LANE0_ST_SHIFT 0 >> +#define SENINF3_CSI2_DETECT_DBG0_DETECT_SYNC_LANE0_ST_MASK (0x1 << 0) >> +#define SENINF3_CSI2_DETECT_DBG0_DETECT_ESCAPE_LANE0_ST_SHIFT 1 >> +#define SENINF3_CSI2_DETECT_DBG0_DETECT_ESCAPE_LANE0_ST_MASK (0x1 << 1) >> +#define SENINF3_CSI2_DETECT_DBG0_DETECT_POST_LANE0_ST_SHIFT 2 >> +#define SENINF3_CSI2_DETECT_DBG0_DETECT_POST_LANE0_ST_MASK (0x1 << 2) >> +#define SENINF3_CSI2_DETECT_DBG0_POSITION_SYNC_LANE0_ST_SHIFT 3 >> +#define SENINF3_CSI2_DETECT_DBG0_POSITION_SYNC_LANE0_ST_MASK (0xf << 3) >> +#define SENINF3_CSI2_DETECT_DBG0_POSITION_ESCAPE_LANE0_ST_SHIFT 7 >> +#define SENINF3_CSI2_DETECT_DBG0_POSITION_ESCAPE_LANE0_ST_MASK (0xf << 7) >> +#define SENINF3_CSI2_DETECT_DBG0_DETECT_SYNC_LANE1_ST_SHIFT 12 >> +#define SENINF3_CSI2_DETECT_DBG0_DETECT_SYNC_LANE1_ST_MASK (0x1 << 12) >> +#define SENINF3_CSI2_DETECT_DBG0_DETECT_ESCAPE_LANE1_ST_SHIFT 13 >> +#define SENINF3_CSI2_DETECT_DBG0_DETECT_ESCAPE_LANE1_ST_MASK (0x1 << 13) >> +#define SENINF3_CSI2_DETECT_DBG0_DETECT_POST_LANE1_ST_SHIFT 14 >> +#define SENINF3_CSI2_DETECT_DBG0_DETECT_POST_LANE1_ST_MASK (0x1 << 14) >> +#define SENINF3_CSI2_DETECT_DBG0_POSITION_SYNC_LANE1_ST_SHIFT 15 >> +#define SENINF3_CSI2_DETECT_DBG0_POSITION_SYNC_LANE1_ST_MASK (0xf << 15) >> +#define SENINF3_CSI2_DETECT_DBG0_POSITION_ESCAPE_LANE1_ST_SHIFT 19 >> +#define SENINF3_CSI2_DETECT_DBG0_POSITION_ESCAPE_LANE1_ST_MASK (0xf << 19) >> +#define SENINF3_CSI2_DETECT_DBG0_DETECT_SYNC_LANE2_ST_SHIFT 24 >> +#define SENINF3_CSI2_DETECT_DBG0_DETECT_SYNC_LANE2_ST_MASK (0x1 << 24) >> +#define SENINF3_CSI2_DETECT_DBG0_DETECT_ESCAPE_LANE2_ST_SHIFT 25 >> +#define SENINF3_CSI2_DETECT_DBG0_DETECT_ESCAPE_LANE2_ST_MASK (0x1 << 25) >> +#define SENINF3_CSI2_DETECT_DBG0_DETECT_POST_LANE2_ST_SHIFT 26 >> +#define SENINF3_CSI2_DETECT_DBG0_DETECT_POST_LANE2_ST_MASK (0x1 << 26) >> +#define SENINF3_CSI2_DETECT_DBG0_POSITION_SYNC_LANE2_ST_SHIFT 27 >> +#define SENINF3_CSI2_DETECT_DBG0_POSITION_SYNC_LANE2_ST_MASK (0xf << 27) >> +#define SENINF3_CSI2_DETECT_DBG1 0x2A70 >> +#define SENINF3_CSI2_DETECT_DBG1_POSITION_ESCAPE_LANE2_ST_SHIFT 0 >> +#define SENINF3_CSI2_DETECT_DBG1_POSITION_ESCAPE_LANE2_ST_MASK (0xf << 0) >> +#define SENINF3_CSI2_RESYNC_MERGE_CTL 0x2A74 >> +#define SENINF3_CSI2_RESYNC_MERGE_CTL_CPHY_LANE_RESYNC_CNT_SHIFT 0 >> +#define SENINF3_CSI2_RESYNC_MERGE_CTL_CPHY_LANE_RESYNC_CNT_MASK (0x7 << 0) >> +#define SENINF3_CSI2_RESYNC_MERGE_CTL_LANE_RESYNC_FLUSH_EN_SHIFT 8 >> +#define SENINF3_CSI2_RESYNC_MERGE_CTL_LANE_RESYNC_FLUSH_EN_MASK (0x1 << 8) >> +#define SENINF3_CSI2_RESYNC_MERGE_CTL_LANE_RESYNC_DATAOUT_OPTION_SHIFT 9 >> +#define SENINF3_CSI2_RESYNC_MERGE_CTL_LANE_RESYNC_DATAOUT_OPTION_MASK (0x1 << 9) >> +#define SENINF3_CSI2_RESYNC_MERGE_CTL_BYPASS_LANE_RESYNC_SHIFT 10 >> +#define SENINF3_CSI2_RESYNC_MERGE_CTL_BYPASS_LANE_RESYNC_MASK (0x1 << 10) >> +#define SENINF3_CSI2_RESYNC_MERGE_CTL_CDPHY_SEL_SHIFT 11 >> +#define SENINF3_CSI2_RESYNC_MERGE_CTL_CDPHY_SEL_MASK (0x1 << 11) >> +#define SENINF3_CSI2_CTRL_TRIO_MUX 0x2A78 >> +#define SENINF3_CSI2_CTRL_TRIO_MUX_TRIO0_MUX_SHIFT 0 >> +#define SENINF3_CSI2_CTRL_TRIO_MUX_TRIO0_MUX_MASK (0x7 << 0) >> +#define SENINF3_CSI2_CTRL_TRIO_MUX_TRIO1_MUX_SHIFT 3 >> +#define SENINF3_CSI2_CTRL_TRIO_MUX_TRIO1_MUX_MASK (0x7 << 3) >> +#define SENINF3_CSI2_CTRL_TRIO_MUX_TRIO2_MUX_SHIFT 6 >> +#define SENINF3_CSI2_CTRL_TRIO_MUX_TRIO2_MUX_MASK (0x7 << 6) >> +#define SENINF3_CSI2_CTRL_TRIO_MUX_TRIO3_MUX_SHIFT 9 >> +#define SENINF3_CSI2_CTRL_TRIO_MUX_TRIO3_MUX_MASK (0x7 << 9) >> +#define SENINF3_CSI2_CTRL_TRIO_CON 0x2A7C >> +#define SENINF3_CSI2_CTRL_TRIO_CON_TRIO0_LPRX_EN_SHIFT 0 >> +#define SENINF3_CSI2_CTRL_TRIO_CON_TRIO0_LPRX_EN_MASK (0x1 << 0) >> +#define SENINF3_CSI2_CTRL_TRIO_CON_TRIO0_HSRX_EN_SHIFT 1 >> +#define SENINF3_CSI2_CTRL_TRIO_CON_TRIO0_HSRX_EN_MASK (0x1 << 1) >> +#define SENINF3_CSI2_CTRL_TRIO_CON_TRIO1_LPRX_EN_SHIFT 2 >> +#define SENINF3_CSI2_CTRL_TRIO_CON_TRIO1_LPRX_EN_MASK (0x1 << 2) >> +#define SENINF3_CSI2_CTRL_TRIO_CON_TRIO1_HSRX_EN_SHIFT 3 >> +#define SENINF3_CSI2_CTRL_TRIO_CON_TRIO1_HSRX_EN_MASK (0x1 << 3) >> +#define SENINF3_CSI2_CTRL_TRIO_CON_TRIO2_LPRX_EN_SHIFT 4 >> +#define SENINF3_CSI2_CTRL_TRIO_CON_TRIO2_LPRX_EN_MASK (0x1 << 4) >> +#define SENINF3_CSI2_CTRL_TRIO_CON_TRIO2_HSRX_EN_SHIFT 5 >> +#define SENINF3_CSI2_CTRL_TRIO_CON_TRIO2_HSRX_EN_MASK (0x1 << 5) >> +#define SENINF3_CSI2_CTRL_TRIO_CON_TRIO3_LPRX_EN_SHIFT 6 >> +#define SENINF3_CSI2_CTRL_TRIO_CON_TRIO3_LPRX_EN_MASK (0x1 << 6) >> +#define SENINF3_CSI2_CTRL_TRIO_CON_TRIO3_HSRX_EN_SHIFT 7 >> +#define SENINF3_CSI2_CTRL_TRIO_CON_TRIO3_HSRX_EN_MASK (0x1 << 7) >> +#define SENINF3_FIX_ADDR_CPHY0_DBG 0x2A80 >> +#define SENINF3_FIX_ADDR_CPHY0_DBG_ERROR_COUNT_CPHY0_SHIFT 16 >> +#define SENINF3_FIX_ADDR_CPHY0_DBG_ERROR_COUNT_CPHY0_MASK (0xff << 16) >> +#define SENINF3_FIX_ADDR_CPHY0_DBG_WORD_COUNT_OVER_FLOAT_CPHY0_SHIFT 24 >> +#define SENINF3_FIX_ADDR_CPHY0_DBG_WORD_COUNT_OVER_FLOAT_CPHY0_MASK (0x1 << 24) >> +#define SENINF3_FIX_ADDR_CPHY1_DBG 0x2A84 >> +#define SENINF3_FIX_ADDR_CPHY1_DBG_ERROR_COUNT_CPHY1_SHIFT 16 >> +#define SENINF3_FIX_ADDR_CPHY1_DBG_ERROR_COUNT_CPHY1_MASK (0xff << 16) >> +#define SENINF3_FIX_ADDR_CPHY1_DBG_WORD_COUNT_OVER_FLOAT_CPHY1_SHIFT 24 >> +#define SENINF3_FIX_ADDR_CPHY1_DBG_WORD_COUNT_OVER_FLOAT_CPHY1_MASK (0x1 << 24) >> +#define SENINF3_FIX_ADDR_CPHY2_DBG 0x2A88 >> +#define SENINF3_FIX_ADDR_CPHY2_DBG_ERROR_COUNT_CPHY2_SHIFT 16 >> +#define SENINF3_FIX_ADDR_CPHY2_DBG_ERROR_COUNT_CPHY2_MASK (0xff << 16) >> +#define SENINF3_FIX_ADDR_CPHY2_DBG_WORD_COUNT_OVER_FLOAT_CPHY2_SHIFT 24 >> +#define SENINF3_FIX_ADDR_CPHY2_DBG_WORD_COUNT_OVER_FLOAT_CPHY2_MASK (0x1 << 24) >> +#define SENINF3_FIX_ADDR_DBG 0x2A8C >> +#define SENINF3_FIX_ADDR_DBG_ERROR_COUNT_SHIFT 16 >> +#define SENINF3_FIX_ADDR_DBG_ERROR_COUNT_MASK (0xff << 16) >> +#define SENINF3_FIX_ADDR_DBG_WORD_COUNT_OVER_FLOAT_SHIFT 24 >> +#define SENINF3_FIX_ADDR_DBG_WORD_COUNT_OVER_FLOAT_MASK (0x1 << 24) >> +#define SENINF3_WIRE_STATE_DECODE_CPHY0_DBG0 0x2A90 >> +#define SENINF3_WIRE_STATE_DECODE_CPHY0_DBG0_SYMBOL_STREAM0_CPHY0_SHIFT 0 >> +#define SENINF3_WIRE_STATE_DECODE_CPHY0_DBG0_SYMBOL_STREAM0_CPHY0_MASK \ >> +(0xffffffff << 0) >> +#define SENINF3_WIRE_STATE_DECODE_CPHY0_DBG1 0x2A94 >> +#define SENINF3_WIRE_STATE_DECODE_CPHY0_DBG1_SYMBOL_STREAM1_CPHY0_SHIFT 0 >> +#define SENINF3_WIRE_STATE_DECODE_CPHY0_DBG1_SYMBOL_STREAM1_CPHY0_MASK \ >> +(0x3ff << 0) >> +#define SENINF3_WIRE_STATE_DECODE_CPHY0_DBG1_SYMBOL_STREAM_VALID_CPHY0_SHIFT 10 >> +#define SENINF3_WIRE_STATE_DECODE_CPHY0_DBG1_SYMBOL_STREAM_VALID_CPHY0_MASK \ >> +(0x1 << 10) >> +#define SENINF3_WIRE_STATE_DECODE_CPHY1_DBG0 0x2A98 >> +#define SENINF3_WIRE_STATE_DECODE_CPHY1_DBG0_SYMBOL_STREAM0_CPHY1_SHIFT 0 >> +#define SENINF3_WIRE_STATE_DECODE_CPHY1_DBG0_SYMBOL_STREAM0_CPHY1_MASK \ >> +(0xffffffff << 0) >> +#define SENINF3_WIRE_STATE_DECODE_CPHY1_DBG1 0x2A9C >> +#define SENINF3_WIRE_STATE_DECODE_CPHY1_DBG1_SYMBOL_STREAM1_CPHY1_SHIFT 0 >> +#define SENINF3_WIRE_STATE_DECODE_CPHY1_DBG1_SYMBOL_STREAM1_CPHY1_MASK \ >> +(0x3ff << 0) >> +#define SENINF3_WIRE_STATE_DECODE_CPHY1_DBG1_SYMBOL_STREAM_VALID_CPHY1_SHIFT 10 >> +#define SENINF3_WIRE_STATE_DECODE_CPHY1_DBG1_SYMBOL_STREAM_VALID_CPHY1_MASK \ >> +(0x1 << 10) >> +#define SENINF3_WIRE_STATE_DECODE_CPHY2_DBG0 0x2AA0 >> +#define SENINF3_WIRE_STATE_DECODE_CPHY2_DBG0_SYMBOL_STREAM0_CPHY2_SHIFT 0 >> +#define SENINF3_WIRE_STATE_DECODE_CPHY2_DBG0_SYMBOL_STREAM0_CPHY2_MASK \ >> +(0xffffffff << 0) >> +#define SENINF3_WIRE_STATE_DECODE_CPHY2_DBG1 0x2AA4 >> +#define SENINF3_WIRE_STATE_DECODE_CPHY2_DBG1_SYMBOL_STREAM1_CPHY2_SHIFT 0 >> +#define SENINF3_WIRE_STATE_DECODE_CPHY2_DBG1_SYMBOL_STREAM1_CPHY2_MASK \ >> +(0x3ff << 0) >> +#define SENINF3_WIRE_STATE_DECODE_CPHY2_DBG1_SYMBOL_STREAM_VALID_CPHY2_SHIFT 10 >> +#define SENINF3_WIRE_STATE_DECODE_CPHY2_DBG1_SYMBOL_STREAM_VALID_CPHY2_MASK \ >> +(0x1 << 10) >> +#define SENINF3_SYNC_RESYNC_CTL 0x2AA8 >> +#define SENINF3_SYNC_RESYNC_CTL_SYNC_DETECTION_SEL_SHIFT 0 >> +#define SENINF3_SYNC_RESYNC_CTL_SYNC_DETECTION_SEL_MASK (0x7 << 0) >> +#define SENINF3_SYNC_RESYNC_CTL_FLUSH_VALID_SHIFT 3 >> +#define SENINF3_SYNC_RESYNC_CTL_FLUSH_VALID_MASK (0x1 << 3) >> +#define SENINF3_POST_DETECT_CTL 0x2AAC >> +#define SENINF3_POST_DETECT_CTL_POST_DETECT_DISABLE_SHIFT 0 >> +#define SENINF3_POST_DETECT_CTL_POST_DETECT_DISABLE_MASK (0x1 << 0) >> +#define SENINF3_POST_DETECT_CTL_POST_EN_SHIFT 1 >> +#define SENINF3_POST_DETECT_CTL_POST_EN_MASK (0x1 << 1) >> +#define SENINF3_WIRE_STATE_DECODE_CONFIG 0x2AB0 >> +#define SENINF3_WIRE_STATE_DECODE_CONFIG_INIT_STATE_DECODE_SHIFT 0 >> +#define SENINF3_WIRE_STATE_DECODE_CONFIG_INIT_STATE_DECODE_MASK (0x7 << 0) >> +#define SENINF3_CSI2_CPHY_LNRD_FSM 0x2AB4 >> +#define SENINF3_CSI2_CPHY_LNRD_FSM_TRIO0_RX_FSM_SHIFT 8 >> +#define SENINF3_CSI2_CPHY_LNRD_FSM_TRIO0_RX_FSM_MASK (0x7f << 8) >> +#define SENINF3_CSI2_CPHY_LNRD_FSM_TRIO1_RX_FSM_SHIFT 16 >> +#define SENINF3_CSI2_CPHY_LNRD_FSM_TRIO1_RX_FSM_MASK (0x7f << 16) >> +#define SENINF3_CSI2_CPHY_LNRD_FSM_TRIO2_RX_FSM_SHIFT 24 >> +#define SENINF3_CSI2_CPHY_LNRD_FSM_TRIO2_RX_FSM_MASK (0x7f << 24) >> +#define SENINF3_FIX_ADDR_CPHY0_DBG0 0x2AB8 >> +#define SENINF3_FIX_ADDR_CPHY0_DBG0_WORD_COUNT_CPHY0_DBG0_SHIFT 0 >> +#define SENINF3_FIX_ADDR_CPHY0_DBG0_WORD_COUNT_CPHY0_DBG0_MASK \ >> +(0xffffffff << 0) >> +#define SENINF3_FIX_ADDR_CPHY0_DBG1 0x2ABC >> +#define SENINF3_FIX_ADDR_CPHY0_DBG1_WORD_COUNT_CPHY0_DBG1_SHIFT 0 >> +#define SENINF3_FIX_ADDR_CPHY0_DBG1_WORD_COUNT_CPHY0_DBG1_MASK (0xffff << 0) >> +#define SENINF3_FIX_ADDR_CPHY0_DBG1_ERROR_RECORD_CPHY0_DBG0_SHIFT 16 >> +#define SENINF3_FIX_ADDR_CPHY0_DBG1_ERROR_RECORD_CPHY0_DBG0_MASK (0xffff << 16) >> +#define SENINF3_FIX_ADDR_CPHY0_DBG2 0x2AC0 >> +#define SENINF3_FIX_ADDR_CPHY0_DBG2_ERROR_RECORD_CPHY0_DBG1_SHIFT 0 >> +#define SENINF3_FIX_ADDR_CPHY0_DBG2_ERROR_RECORD_CPHY0_DBG1_MASK \ >> +(0xffffffff << 0) >> +#define SENINF3_FIX_ADDR_CPHY1_DBG0 0x2AC4 >> +#define SENINF3_FIX_ADDR_CPHY1_DBG0_WORD_COUNT_CPHY1_DBG0_SHIFT 0 >> +#define SENINF3_FIX_ADDR_CPHY1_DBG0_WORD_COUNT_CPHY1_DBG0_MASK \ >> +(0xffffffff << 0) >> +#define SENINF3_FIX_ADDR_CPHY1_DBG1 0x2AC8 >> +#define SENINF3_FIX_ADDR_CPHY1_DBG1_WORD_COUNT_CPHY1_DBG1_SHIFT 0 >> +#define SENINF3_FIX_ADDR_CPHY1_DBG1_WORD_COUNT_CPHY1_DBG1_MASK (0xffff << 0) >> +#define SENINF3_FIX_ADDR_CPHY1_DBG1_ERROR_RECORD_CPHY1_DBG0_SHIFT 16 >> +#define SENINF3_FIX_ADDR_CPHY1_DBG1_ERROR_RECORD_CPHY1_DBG0_MASK (0xffff << 16) >> +#define SENINF3_FIX_ADDR_CPHY1_DBG2 0x2ACC >> +#define SENINF3_FIX_ADDR_CPHY1_DBG2_ERROR_RECORD_CPHY1_DBG1_SHIFT 0 >> +#define SENINF3_FIX_ADDR_CPHY1_DBG2_ERROR_RECORD_CPHY1_DBG1_MASK \ >> +(0xffffffff << 0) >> +#define SENINF3_FIX_ADDR_CPHY2_DBG0 0x2AD0 >> +#define SENINF3_FIX_ADDR_CPHY2_DBG0_WORD_COUNT_CPHY2_DBG0_SHIFT 0 >> +#define SENINF3_FIX_ADDR_CPHY2_DBG0_WORD_COUNT_CPHY2_DBG0_MASK \ >> +(0xffffffff << 0) >> +#define SENINF3_FIX_ADDR_CPHY2_DBG1 0x2AD4 >> +#define SENINF3_FIX_ADDR_CPHY2_DBG1_WORD_COUNT_CPHY2_DBG1_SHIFT 0 >> +#define SENINF3_FIX_ADDR_CPHY2_DBG1_WORD_COUNT_CPHY2_DBG1_MASK (0xffff << 0) >> +#define SENINF3_FIX_ADDR_CPHY2_DBG1_ERROR_RECORD_CPHY2_DBG0_SHIFT 16 >> +#define SENINF3_FIX_ADDR_CPHY2_DBG1_ERROR_RECORD_CPHY2_DBG0_MASK \ >> +(0xffff << 16) >> +#define SENINF3_FIX_ADDR_CPHY2_DBG2 0x2AD8 >> +#define SENINF3_FIX_ADDR_CPHY2_DBG2_ERROR_RECORD_CPHY2_DBG1_SHIFT 0 >> +#define SENINF3_FIX_ADDR_CPHY2_DBG2_ERROR_RECORD_CPHY2_DBG1_MASK \ >> +(0xffffffff << 0) >> +#define SENINF3_FIX_ADDR_DBG0 0x2ADC >> +#define SENINF3_FIX_ADDR_DBG0_WORD_COUNT_DBG0_SHIFT 0 >> +#define SENINF3_FIX_ADDR_DBG0_WORD_COUNT_DBG0_MASK (0xffffffff << 0) >> +#define SENINF3_FIX_ADDR_DBG1 0x2AE0 >> +#define SENINF3_FIX_ADDR_DBG1_WORD_COUNT_DBG1_SHIFT 0 >> +#define SENINF3_FIX_ADDR_DBG1_WORD_COUNT_DBG1_MASK (0xffff << 0) >> +#define SENINF3_FIX_ADDR_DBG1_ERROR_RECORD_DBG0_SHIFT 16 >> +#define SENINF3_FIX_ADDR_DBG1_ERROR_RECORD_DBG0_MASK (0xffff << 16) >> +#define SENINF3_FIX_ADDR_DBG2 0x2AE4 >> +#define SENINF3_FIX_ADDR_DBG2_ERROR_RECORD_DBG1_SHIFT 0 >> +#define SENINF3_FIX_ADDR_DBG2_ERROR_RECORD_DBG1_MASK (0xffffffff << 0) >> +#define SENINF3_CSI2_MODE 0x2AE8 >> +#define SENINF3_CSI2_MODE_CSR_CSI2_MODE_SHIFT 0 >> +#define SENINF3_CSI2_MODE_CSR_CSI2_MODE_MASK (0xff << 0) >> +#define SENINF3_CSI2_MODE_CSR_CSI2_HEADER_LEN_SHIFT 8 >> +#define SENINF3_CSI2_MODE_CSR_CSI2_HEADER_LEN_MASK (0x7 << 8) >> +#define SENINF3_CSI2_MODE_CSR_CPHY_DI_POS_SHIFT 16 >> +#define SENINF3_CSI2_MODE_CSR_CPHY_DI_POS_MASK (0xff << 16) >> +#define SENINF3_CSI2_MODE_CSR_CPHY_WC_POS_SHIFT 24 >> +#define SENINF3_CSI2_MODE_CSR_CPHY_WC_POS_MASK (0xff << 24) >> +#define SENINF3_CSI2_DI_EXT 0x2AF0 >> +#define SENINF3_CSI2_DI_EXT_VC4_SHIFT 0 >> +#define SENINF3_CSI2_DI_EXT_VC4_MASK (0x3 << 0) >> +#define SENINF3_CSI2_DI_EXT_DT4_SHIFT 2 >> +#define SENINF3_CSI2_DI_EXT_DT4_MASK (0x3f << 2) >> +#define SENINF3_CSI2_DI_EXT_VC5_SHIFT 8 >> +#define SENINF3_CSI2_DI_EXT_VC5_MASK (0x3 << 8) >> +#define SENINF3_CSI2_DI_EXT_DT5_SHIFT 10 >> +#define SENINF3_CSI2_DI_EXT_DT5_MASK (0x3f << 10) >> +#define SENINF3_CSI2_DI_CTRL_EXT 0x2AF4 >> +#define SENINF3_CSI2_DI_CTRL_EXT_VC4_INTERLEAVING_SHIFT 0 >> +#define SENINF3_CSI2_DI_CTRL_EXT_VC4_INTERLEAVING_MASK (0x1 << 0) >> +#define SENINF3_CSI2_DI_CTRL_EXT_DT4_INTERLEAVING_SHIFT 1 >> +#define SENINF3_CSI2_DI_CTRL_EXT_DT4_INTERLEAVING_MASK (0x3 << 1) >> +#define SENINF3_CSI2_DI_CTRL_EXT_VC5_INTERLEAVING_SHIFT 8 >> +#define SENINF3_CSI2_DI_CTRL_EXT_VC5_INTERLEAVING_MASK (0x1 << 8) >> +#define SENINF3_CSI2_DI_CTRL_EXT_DT5_INTERLEAVING_SHIFT 9 >> +#define SENINF3_CSI2_DI_CTRL_EXT_DT5_INTERLEAVING_MASK (0x3 << 9) >> +#define SENINF3_CSI2_CPHY_LOOPBACK 0x2AF8 >> +#define SENINF3_CSI2_CPHY_LOOPBACK_TRIGGER_SYNC_INIT_SHIFT 0 >> +#define SENINF3_CSI2_CPHY_LOOPBACK_TRIGGER_SYNC_INIT_MASK (0x1 << 0) >> +#define SENINF3_CSI2_CPHY_LOOPBACK_RELEASE_SYNC_INIT_SHIFT 1 >> +#define SENINF3_CSI2_CPHY_LOOPBACK_RELEASE_SYNC_INIT_MASK (0x1 << 1) >> +#define SENINF3_CSI2_PROGSEQ_0 0x2B00 >> +#define SENINF3_CSI2_PROGSEQ_0_PROGSEQ_S0_SHIFT 0 >> +#define SENINF3_CSI2_PROGSEQ_0_PROGSEQ_S0_MASK (0x7 << 0) >> +#define SENINF3_CSI2_PROGSEQ_0_PROGSEQ_S1_SHIFT 4 >> +#define SENINF3_CSI2_PROGSEQ_0_PROGSEQ_S1_MASK (0x7 << 4) >> +#define SENINF3_CSI2_PROGSEQ_0_PROGSEQ_S2_SHIFT 8 >> +#define SENINF3_CSI2_PROGSEQ_0_PROGSEQ_S2_MASK (0x7 << 8) >> +#define SENINF3_CSI2_PROGSEQ_0_PROGSEQ_S3_SHIFT 12 >> +#define SENINF3_CSI2_PROGSEQ_0_PROGSEQ_S3_MASK (0x7 << 12) >> +#define SENINF3_CSI2_PROGSEQ_0_PROGSEQ_S4_SHIFT 16 >> +#define SENINF3_CSI2_PROGSEQ_0_PROGSEQ_S4_MASK (0x7 << 16) >> +#define SENINF3_CSI2_PROGSEQ_0_PROGSEQ_S5_SHIFT 20 >> +#define SENINF3_CSI2_PROGSEQ_0_PROGSEQ_S5_MASK (0x7 << 20) >> +#define SENINF3_CSI2_PROGSEQ_0_PROGSEQ_S6_SHIFT 24 >> +#define SENINF3_CSI2_PROGSEQ_0_PROGSEQ_S6_MASK (0x7 << 24) >> +#define SENINF3_CSI2_PROGSEQ_0_PROGSEQ_S7_SHIFT 28 >> +#define SENINF3_CSI2_PROGSEQ_0_PROGSEQ_S7_MASK (0x7 << 28) >> +#define SENINF3_CSI2_PROGSEQ_1 0x2B04 >> +#define SENINF3_CSI2_PROGSEQ_1_PROGSEQ_S8_SHIFT 0 >> +#define SENINF3_CSI2_PROGSEQ_1_PROGSEQ_S8_MASK (0x7 << 0) >> +#define SENINF3_CSI2_PROGSEQ_1_PROGSEQ_S9_SHIFT 4 >> +#define SENINF3_CSI2_PROGSEQ_1_PROGSEQ_S9_MASK (0x7 << 4) >> +#define SENINF3_CSI2_PROGSEQ_1_PROGSEQ_S10_SHIFT 8 >> +#define SENINF3_CSI2_PROGSEQ_1_PROGSEQ_S10_MASK (0x7 << 8) >> +#define SENINF3_CSI2_PROGSEQ_1_PROGSEQ_S11_SHIFT 12 >> +#define SENINF3_CSI2_PROGSEQ_1_PROGSEQ_S11_MASK (0x7 << 12) >> +#define SENINF3_CSI2_PROGSEQ_1_PROGSEQ_S12_SHIFT 16 >> +#define SENINF3_CSI2_PROGSEQ_1_PROGSEQ_S12_MASK (0x7 << 16) >> +#define SENINF3_CSI2_PROGSEQ_1_PROGSEQ_S13_SHIFT 20 >> +#define SENINF3_CSI2_PROGSEQ_1_PROGSEQ_S13_MASK (0x7 << 20) >> +#define SENINF3_CSI2_INT_EN_EXT 0x2B10 >> +#define SENINF3_CSI2_INT_EN_EXT_DPHY0_RESYNC_FIFO_OVERFLOW_SHIFT 1 >> +#define SENINF3_CSI2_INT_EN_EXT_DPHY0_RESYNC_FIFO_OVERFLOW_MASK (0x1 << 1) >> +#define SENINF3_CSI2_INT_EN_EXT_DPHY1_RESYNC_FIFO_OVERFLOW_SHIFT 2 >> +#define SENINF3_CSI2_INT_EN_EXT_DPHY1_RESYNC_FIFO_OVERFLOW_MASK (0x1 << 2) >> +#define SENINF3_CSI2_INT_EN_EXT_DPHY2_RESYNC_FIFO_OVERFLOW_SHIFT 3 >> +#define SENINF3_CSI2_INT_EN_EXT_DPHY2_RESYNC_FIFO_OVERFLOW_MASK (0x1 << 3) >> +#define SENINF3_CSI2_INT_EN_EXT_DPHY3_RESYNC_FIFO_OVERFLOW_SHIFT 4 >> +#define SENINF3_CSI2_INT_EN_EXT_DPHY3_RESYNC_FIFO_OVERFLOW_MASK (0x1 << 4) >> +#define SENINF3_CSI2_INT_EN_EXT_ERR_SOT_SYNC_HS_TRIO0_SHIFT 8 >> +#define SENINF3_CSI2_INT_EN_EXT_ERR_SOT_SYNC_HS_TRIO0_MASK (0x1 << 8) >> +#define SENINF3_CSI2_INT_EN_EXT_ERR_SOT_SYNC_HS_TRIO1_SHIFT 9 >> +#define SENINF3_CSI2_INT_EN_EXT_ERR_SOT_SYNC_HS_TRIO1_MASK (0x1 << 9) >> +#define SENINF3_CSI2_INT_EN_EXT_ERR_SOT_SYNC_HS_TRIO2_SHIFT 10 >> +#define SENINF3_CSI2_INT_EN_EXT_ERR_SOT_SYNC_HS_TRIO2_MASK (0x1 << 10) >> +#define SENINF3_CSI2_INT_EN_EXT_ERR_SOT_SYNC_HS_TRIO3_SHIFT 11 >> +#define SENINF3_CSI2_INT_EN_EXT_ERR_SOT_SYNC_HS_TRIO3_MASK (0x1 << 11) >> +#define SENINF3_CSI2_INT_EN_EXT_INT_WCLR_EN_SHIFT 31 >> +#define SENINF3_CSI2_INT_EN_EXT_INT_WCLR_EN_MASK (0x1 << 31) >> +#define SENINF3_CSI2_INT_STATUS_EXT 0x2B14 >> +#define SENINF3_CSI2_INT_STATUS_EXT_DPHY0_RESYNC_FIFO_OVERFLOW_STA_SHIFT 1 >> +#define SENINF3_CSI2_INT_STATUS_EXT_DPHY0_RESYNC_FIFO_OVERFLOW_STA_MASK \ >> +(0x1 << 1) >> +#define SENINF3_CSI2_INT_STATUS_EXT_DPHY1_RESYNC_FIFO_OVERFLOW_STA_SHIFT 2 >> +#define SENINF3_CSI2_INT_STATUS_EXT_DPHY1_RESYNC_FIFO_OVERFLOW_STA_MASK \ >> +(0x1 << 2) >> +#define SENINF3_CSI2_INT_STATUS_EXT_DPHY2_RESYNC_FIFO_OVERFLOW_STA_SHIFT 3 >> +#define SENINF3_CSI2_INT_STATUS_EXT_DPHY2_RESYNC_FIFO_OVERFLOW_STA_MASK \ >> +(0x1 << 3) >> +#define SENINF3_CSI2_INT_STATUS_EXT_DPHY3_RESYNC_FIFO_OVERFLOW_STA_SHIFT 4 >> +#define SENINF3_CSI2_INT_STATUS_EXT_DPHY3_RESYNC_FIFO_OVERFLOW_STA_MASK \ >> +(0x1 << 4) >> +#define SENINF3_CSI2_INT_STATUS_EXT_ERR_SOT_SYNC_HS_TRIO0_SHIFT 8 >> +#define SENINF3_CSI2_INT_STATUS_EXT_ERR_SOT_SYNC_HS_TRIO0_MASK (0x1 << 8) >> +#define SENINF3_CSI2_INT_STATUS_EXT_ERR_SOT_SYNC_HS_TRIO1_SHIFT 9 >> +#define SENINF3_CSI2_INT_STATUS_EXT_ERR_SOT_SYNC_HS_TRIO1_MASK (0x1 << 9) >> +#define SENINF3_CSI2_INT_STATUS_EXT_ERR_SOT_SYNC_HS_TRIO2_SHIFT 10 >> +#define SENINF3_CSI2_INT_STATUS_EXT_ERR_SOT_SYNC_HS_TRIO2_MASK (0x1 << 10) >> +#define SENINF3_CSI2_INT_STATUS_EXT_ERR_SOT_SYNC_HS_TRIO3_SHIFT 11 >> +#define SENINF3_CSI2_INT_STATUS_EXT_ERR_SOT_SYNC_HS_TRIO3_MASK (0x1 << 11) >> +#define SENINF3_CSI2_CPHY_FIX_POINT_RST 0x2B18 >> +#define SENINF3_CSI2_CPHY_FIX_POINT_RST_CPHY_FIX_POINT_RST_SHIFT 0 >> +#define SENINF3_CSI2_CPHY_FIX_POINT_RST_CPHY_FIX_POINT_RST_MASK (0x1 << 0) >> +#define SENINF3_CSI2_CPHY_FIX_POINT_RST_CPHY_FIX_POINT_RST_MODE_SHIFT 1 >> +#define SENINF3_CSI2_CPHY_FIX_POINT_RST_CPHY_FIX_POINT_RST_MODE_MASK \ >> +(0x1 << 1) >> +#define SENINF3_CSI2_RLR3_CON0 0x2B1C >> +#define SENINF3_CSI2_RLR3_CON0_RLR3_PRBS_PATTERN_SEL_SHIFT 0 >> +#define SENINF3_CSI2_RLR3_CON0_RLR3_PRBS_PATTERN_SEL_MASK (0xff << 0) >> +#define SENINF3_CSI2_RLR3_CON0_RLR3_PRBS_SEED_0_SHIFT 8 >> +#define SENINF3_CSI2_RLR3_CON0_RLR3_PRBS_SEED_0_MASK (0xff << 8) >> +#define SENINF3_CSI2_RLR3_CON0_RLR3_PRBS_SEED_1_SHIFT 16 >> +#define SENINF3_CSI2_RLR3_CON0_RLR3_PRBS_SEED_1_MASK (0xff << 16) >> +#define SENINF3_CSI2_RLR3_CON0_RLR3_PRBS_SEED_2_SHIFT 24 >> +#define SENINF3_CSI2_RLR3_CON0_RLR3_PRBS_SEED_2_MASK (0xff << 24) >> +#define SENINF3_CSI2_DPHY_SYNC 0x2B20 >> +#define SENINF3_CSI2_DPHY_SYNC_SYNC_SEQ_MASK_0_SHIFT 0 >> +#define SENINF3_CSI2_DPHY_SYNC_SYNC_SEQ_MASK_0_MASK (0xffff << 0) >> +#define SENINF3_CSI2_DPHY_SYNC_SYNC_SEQ_PAT_0_SHIFT 16 >> +#define SENINF3_CSI2_DPHY_SYNC_SYNC_SEQ_PAT_0_MASK (0xffff << 16) >> +#define SENINF3_CSI2_DESKEW_SYNC 0x2B24 >> +#define SENINF3_CSI2_DESKEW_SYNC_SYNC_SEQ_MASK_1_SHIFT 0 >> +#define SENINF3_CSI2_DESKEW_SYNC_SYNC_SEQ_MASK_1_MASK (0xffff << 0) >> +#define SENINF3_CSI2_DESKEW_SYNC_SYNC_SEQ_PAT_1_SHIFT 16 >> +#define SENINF3_CSI2_DESKEW_SYNC_SYNC_SEQ_PAT_1_MASK (0xffff << 16) >> +#define SENINF3_CSI2_DETECT_DBG2 0x2B28 >> +#define SENINF3_CSI2_DETECT_DBG2_DETECT_SYNC_LANE3_ST_SHIFT 0 >> +#define SENINF3_CSI2_DETECT_DBG2_DETECT_SYNC_LANE3_ST_MASK (0x1 << 0) >> +#define SENINF3_CSI2_DETECT_DBG2_DETECT_ESCAPE_LANE3_ST_SHIFT 1 >> +#define SENINF3_CSI2_DETECT_DBG2_DETECT_ESCAPE_LANE3_ST_MASK (0x1 << 1) >> +#define SENINF3_CSI2_DETECT_DBG2_DETECT_POST_LANE3_ST_SHIFT 2 >> +#define SENINF3_CSI2_DETECT_DBG2_DETECT_POST_LANE3_ST_MASK (0x1 << 2) >> +#define SENINF3_CSI2_DETECT_DBG2_POSITION_SYNC_LANE3_ST_SHIFT 3 >> +#define SENINF3_CSI2_DETECT_DBG2_POSITION_SYNC_LANE3_ST_MASK (0xf << 3) >> +#define SENINF3_CSI2_DETECT_DBG2_POSITION_ESCAPE_LANE3_ST_SHIFT 7 >> +#define SENINF3_CSI2_DETECT_DBG2_POSITION_ESCAPE_LANE3_ST_MASK (0xf << 7) >> +#define SENINF3_FIX_ADDR_CPHY3_DBG0 0x2B30 >> +#define SENINF3_FIX_ADDR_CPHY3_DBG0_WORD_COUNT_CPHY3_DBG0_SHIFT 0 >> +#define SENINF3_FIX_ADDR_CPHY3_DBG0_WORD_COUNT_CPHY3_DBG0_MASK \ >> +(0xffffffff << 0) >> +#define SENINF3_FIX_ADDR_CPHY3_DBG1 0x2B34 >> +#define SENINF3_FIX_ADDR_CPHY3_DBG1_WORD_COUNT_CPHY3_DBG1_SHIFT 0 >> +#define SENINF3_FIX_ADDR_CPHY3_DBG1_WORD_COUNT_CPHY3_DBG1_MASK \ >> +(0xffff << 0) >> +#define SENINF3_FIX_ADDR_CPHY3_DBG1_ERROR_RECORD_CPHY3_DBG0_SHIFT 16 >> +#define SENINF3_FIX_ADDR_CPHY3_DBG1_ERROR_RECORD_CPHY3_DBG0_MASK \ >> +(0xffff << 16) >> +#define SENINF3_FIX_ADDR_CPHY3_DBG2 0x2B38 >> +#define SENINF3_FIX_ADDR_CPHY3_DBG2_ERROR_RECORD_CPHY3_DBG1_SHIFT 0 >> +#define SENINF3_FIX_ADDR_CPHY3_DBG2_ERROR_RECORD_CPHY3_DBG1_MASK \ >> +(0xffffffff << 0) >> +#define SENINF3_CSI2_DI_EXT_2 0x2B3C >> +#define SENINF3_CSI2_DI_EXT_2_VC6_SHIFT 0 >> +#define SENINF3_CSI2_DI_EXT_2_VC6_MASK (0x3 << 0) >> +#define SENINF3_CSI2_DI_EXT_2_DT6_SHIFT 2 >> +#define SENINF3_CSI2_DI_EXT_2_DT6_MASK (0x3f << 2) >> +#define SENINF3_CSI2_DI_EXT_2_VC7_SHIFT 8 >> +#define SENINF3_CSI2_DI_EXT_2_VC7_MASK (0x3 << 8) >> +#define SENINF3_CSI2_DI_EXT_2_DT7_SHIFT 10 >> +#define SENINF3_CSI2_DI_EXT_2_DT7_MASK (0x3f << 10) >> +#define SENINF3_CSI2_DI_CTRL_EXT_2 0x2B40 >> +#define SENINF3_CSI2_DI_CTRL_EXT_2_VC6_INTERLEAVING_SHIFT 0 >> +#define SENINF3_CSI2_DI_CTRL_EXT_2_VC6_INTERLEAVING_MASK (0x1 << 0) >> +#define SENINF3_CSI2_DI_CTRL_EXT_2_DT6_INTERLEAVING_SHIFT 1 >> +#define SENINF3_CSI2_DI_CTRL_EXT_2_DT6_INTERLEAVING_MASK (0x3 << 1) >> +#define SENINF3_CSI2_DI_CTRL_EXT_2_VC7_INTERLEAVING_SHIFT 8 >> +#define SENINF3_CSI2_DI_CTRL_EXT_2_VC7_INTERLEAVING_MASK (0x1 << 8) >> +#define SENINF3_CSI2_DI_CTRL_EXT_2_DT7_INTERLEAVING_SHIFT 9 >> +#define SENINF3_CSI2_DI_CTRL_EXT_2_DT7_INTERLEAVING_MASK (0x3 << 9) >> +#define SENINF3_WIRE_STATE_DECODE_CPHY3_DBG0 0x2B44 >> +#define SENINF3_WIRE_STATE_DECODE_CPHY3_DBG0_SYMBOL_STREAM0_CPHY3_SHIFT 0 >> +#define SENINF3_WIRE_STATE_DECODE_CPHY3_DBG0_SYMBOL_STREAM0_CPHY3_MASK \ >> +(0xffffffff << 0) >> +#define SENINF3_WIRE_STATE_DECODE_CPHY3_DBG1 0x2B48 >> +#define SENINF3_WIRE_STATE_DECODE_CPHY3_DBG1_SYMBOL_STREAM1_CPHY3_SHIFT 0 >> +#define SENINF3_WIRE_STATE_DECODE_CPHY3_DBG1_SYMBOL_STREAM1_CPHY3_MASK \ >> +(0x3ff << 0) >> +#define SENINF3_WIRE_STATE_DECODE_CPHY3_DBG1_SYMBOL_STREAM_VALID_CPHY3_SHIFT 10 >> +#define SENINF3_WIRE_STATE_DECODE_CPHY3_DBG1_SYMBOL_STREAM_VALID_CPHY3_MASK \ >> +(0x1 << 10) >> +#define SENINF3_MUX_CTRL 0x2D00 >> +#define SENINF3_MUX_CTRL_SENINF_MUX_SW_RST_SHIFT 0 >> +#define SENINF3_MUX_CTRL_SENINF_MUX_SW_RST_MASK (0x1 << 0) >> +#define SENINF3_MUX_CTRL_SENINF_IRQ_SW_RST_SHIFT 1 >> +#define SENINF3_MUX_CTRL_SENINF_IRQ_SW_RST_MASK (0x1 << 1) >> +#define SENINF3_MUX_CTRL_SENINF_MUX_RDY_MODE_SHIFT 4 >> +#define SENINF3_MUX_CTRL_SENINF_MUX_RDY_MODE_MASK (0x1 << 4) >> +#define SENINF3_MUX_CTRL_SENINF_MUX_RDY_VALUE_SHIFT 5 >> +#define SENINF3_MUX_CTRL_SENINF_MUX_RDY_VALUE_MASK (0x1 << 5) >> +#define SENINF3_MUX_CTRL_SENINF_HSYNC_MASK_SHIFT 7 >> +#define SENINF3_MUX_CTRL_SENINF_HSYNC_MASK_MASK (0x1 << 7) >> +#define SENINF3_MUX_CTRL_SENINF_PIX_SEL_SHIFT 8 >> +#define SENINF3_MUX_CTRL_SENINF_PIX_SEL_MASK (0x1 << 8) >> +#define SENINF3_MUX_CTRL_SENINF_VSYNC_POL_SHIFT 9 >> +#define SENINF3_MUX_CTRL_SENINF_VSYNC_POL_MASK (0x1 << 9) >> +#define SENINF3_MUX_CTRL_SENINF_HSYNC_POL_SHIFT 10 >> +#define SENINF3_MUX_CTRL_SENINF_HSYNC_POL_MASK (0x1 << 10) >> +#define SENINF3_MUX_CTRL_OVERRUN_RST_EN_SHIFT 11 >> +#define SENINF3_MUX_CTRL_OVERRUN_RST_EN_MASK (0x1 << 11) >> +#define SENINF3_MUX_CTRL_SENINF_SRC_SEL_SHIFT 12 >> +#define SENINF3_MUX_CTRL_SENINF_SRC_SEL_MASK (0xf << 12) >> +#define SENINF3_MUX_CTRL_FIFO_PUSH_EN_SHIFT 16 >> +#define SENINF3_MUX_CTRL_FIFO_PUSH_EN_MASK (0x3f << 16) >> +#define SENINF3_MUX_CTRL_FIFO_FLUSH_EN_SHIFT 22 >> +#define SENINF3_MUX_CTRL_FIFO_FLUSH_EN_MASK (0x3f << 22) >> +#define SENINF3_MUX_CTRL_FIFO_FULL_WR_EN_SHIFT 28 >> +#define SENINF3_MUX_CTRL_FIFO_FULL_WR_EN_MASK (0x3 << 28) >> +#define SENINF3_MUX_CTRL_CROP_EN_SHIFT 30 >> +#define SENINF3_MUX_CTRL_CROP_EN_MASK (0x1 << 30) >> +#define SENINF3_MUX_CTRL_SENINF_MUX_EN_SHIFT 31 >> +#define SENINF3_MUX_CTRL_SENINF_MUX_EN_MASK (0x1 << 31) >> +#define SENINF3_MUX_INTEN 0x2D04 >> +#define SENINF3_MUX_INTEN_SENINF_OVERRUN_IRQ_EN_SHIFT 0 >> +#define SENINF3_MUX_INTEN_SENINF_OVERRUN_IRQ_EN_MASK (0x1 << 0) >> +#define SENINF3_MUX_INTEN_SENINF_CRCERR_IRQ_EN_SHIFT 1 >> +#define SENINF3_MUX_INTEN_SENINF_CRCERR_IRQ_EN_MASK (0x1 << 1) >> +#define SENINF3_MUX_INTEN_SENINF_FSMERR_IRQ_EN_SHIFT 2 >> +#define SENINF3_MUX_INTEN_SENINF_FSMERR_IRQ_EN_MASK (0x1 << 2) >> +#define SENINF3_MUX_INTEN_SENINF_VSIZEERR_IRQ_EN_SHIFT 3 >> +#define SENINF3_MUX_INTEN_SENINF_VSIZEERR_IRQ_EN_MASK (0x1 << 3) >> +#define SENINF3_MUX_INTEN_SENINF_HSIZEERR_IRQ_EN_SHIFT 4 >> +#define SENINF3_MUX_INTEN_SENINF_HSIZEERR_IRQ_EN_MASK (0x1 << 4) >> +#define SENINF3_MUX_INTEN_SENINF_SENSOR_VSIZEERR_IRQ_EN_SHIFT 5 >> +#define SENINF3_MUX_INTEN_SENINF_SENSOR_VSIZEERR_IRQ_EN_MASK (0x1 << 5) >> +#define SENINF3_MUX_INTEN_SENINF_SENSOR_HSIZEERR_IRQ_EN_SHIFT 6 >> +#define SENINF3_MUX_INTEN_SENINF_SENSOR_HSIZEERR_IRQ_EN_MASK (0x1 << 6) >> +#define SENINF3_MUX_INTEN_SENINF_IRQ_CLR_SEL_SHIFT 31 >> +#define SENINF3_MUX_INTEN_SENINF_IRQ_CLR_SEL_MASK (0x1 << 31) >> +#define SENINF3_MUX_INTSTA 0x2D08 >> +#define SENINF3_MUX_INTSTA_SENINF_OVERRUN_IRQ_STA_SHIFT 0 >> +#define SENINF3_MUX_INTSTA_SENINF_OVERRUN_IRQ_STA_MASK (0x1 << 0) >> +#define SENINF3_MUX_INTSTA_SENINF_CRCERR_IRQ_STA_SHIFT 1 >> +#define SENINF3_MUX_INTSTA_SENINF_CRCERR_IRQ_STA_MASK (0x1 << 1) >> +#define SENINF3_MUX_INTSTA_SENINF_FSMERR_IRQ_STA_SHIFT 2 >> +#define SENINF3_MUX_INTSTA_SENINF_FSMERR_IRQ_STA_MASK (0x1 << 2) >> +#define SENINF3_MUX_INTSTA_SENINF_VSIZEERR_IRQ_STA_SHIFT 3 >> +#define SENINF3_MUX_INTSTA_SENINF_VSIZEERR_IRQ_STA_MASK (0x1 << 3) >> +#define SENINF3_MUX_INTSTA_SENINF_HSIZEERR_IRQ_STA_SHIFT 4 >> +#define SENINF3_MUX_INTSTA_SENINF_HSIZEERR_IRQ_STA_MASK (0x1 << 4) >> +#define SENINF3_MUX_INTSTA_SENINF_SENSOR_VSIZEERR_IRQ_STA_SHIFT 5 >> +#define SENINF3_MUX_INTSTA_SENINF_SENSOR_VSIZEERR_IRQ_STA_MASK (0x1 << 5) >> +#define SENINF3_MUX_INTSTA_SENINF_SENSOR_HSIZEERR_IRQ_STA_SHIFT 6 >> +#define SENINF3_MUX_INTSTA_SENINF_SENSOR_HSIZEERR_IRQ_STA_MASK (0x1 << 6) >> +#define SENINF3_MUX_SIZE 0x2D0C >> +#define SENINF3_MUX_SIZE_SENINF_VSIZE_SHIFT 0 >> +#define SENINF3_MUX_SIZE_SENINF_VSIZE_MASK (0xffff << 0) >> +#define SENINF3_MUX_SIZE_SENINF_HSIZE_SHIFT 16 >> +#define SENINF3_MUX_SIZE_SENINF_HSIZE_MASK (0xffff << 16) >> +#define SENINF3_MUX_DEBUG_1 0x2D10 >> +#define SENINF3_MUX_DEBUG_1_DEBUG_INFO_SHIFT 0 >> +#define SENINF3_MUX_DEBUG_1_DEBUG_INFO_MASK (0xffffffff << 0) >> +#define SENINF3_MUX_DEBUG_2 0x2D14 >> +#define SENINF3_MUX_DEBUG_2_DEBUG_INFO_SHIFT 0 >> +#define SENINF3_MUX_DEBUG_2_DEBUG_INFO_MASK (0xffffffff << 0) >> +#define SENINF3_MUX_DEBUG_3 0x2D18 >> +#define SENINF3_MUX_DEBUG_3_DEBUG_INFO_SHIFT 0 >> +#define SENINF3_MUX_DEBUG_3_DEBUG_INFO_MASK (0xffffffff << 0) >> +#define SENINF3_MUX_DEBUG_4 0x2D1C >> +#define SENINF3_MUX_DEBUG_4_DEBUG_INFO_SHIFT 0 >> +#define SENINF3_MUX_DEBUG_4_DEBUG_INFO_MASK (0xffffffff << 0) >> +#define SENINF3_MUX_DEBUG_5 0x2D20 >> +#define SENINF3_MUX_DEBUG_5_DEBUG_INFO_SHIFT 0 >> +#define SENINF3_MUX_DEBUG_5_DEBUG_INFO_MASK (0xffffffff << 0) >> +#define SENINF3_MUX_DEBUG_6 0x2D24 >> +#define SENINF3_MUX_DEBUG_6_DEBUG_INFO_SHIFT 0 >> +#define SENINF3_MUX_DEBUG_6_DEBUG_INFO_MASK (0xffffffff << 0) >> +#define SENINF3_MUX_DEBUG_7 0x2D28 >> +#define SENINF3_MUX_DEBUG_7_DEBUG_INFO_SHIFT 0 >> +#define SENINF3_MUX_DEBUG_7_DEBUG_INFO_MASK (0xffffffff << 0) >> +#define SENINF3_MUX_SPARE 0x2D2C >> +#define SENINF3_MUX_SPARE_SENINF_CRC_SEL_SHIFT 9 >> +#define SENINF3_MUX_SPARE_SENINF_CRC_SEL_MASK (0x3 << 9) >> +#define SENINF3_MUX_SPARE_SENINF_VCNT_SEL_SHIFT 11 >> +#define SENINF3_MUX_SPARE_SENINF_VCNT_SEL_MASK (0x3 << 11) >> +#define SENINF3_MUX_SPARE_SENINF_FIFO_FULL_SEL_SHIFT 13 >> +#define SENINF3_MUX_SPARE_SENINF_FIFO_FULL_SEL_MASK (0x1 << 13) >> +#define SENINF3_MUX_SPARE_SENINF_SPARE_SHIFT 14 >> +#define SENINF3_MUX_SPARE_SENINF_SPARE_MASK (0x3f << 14) >> +#define SENINF3_MUX_DATA 0x2D30 >> +#define SENINF3_MUX_DATA_SENINF_DATA0_SHIFT 0 >> +#define SENINF3_MUX_DATA_SENINF_DATA0_MASK (0xffff << 0) >> +#define SENINF3_MUX_DATA_SENINF_DATA1_SHIFT 16 >> +#define SENINF3_MUX_DATA_SENINF_DATA1_MASK (0xffff << 16) >> +#define SENINF3_MUX_DATA_CNT 0x2D34 >> +#define SENINF3_MUX_DATA_CNT_SENINF_DATA_CNT_SHIFT 0 >> +#define SENINF3_MUX_DATA_CNT_SENINF_DATA_CNT_MASK (0xffffffff << 0) >> +#define SENINF3_MUX_CROP 0x2D38 >> +#define SENINF3_MUX_CROP_SENINF_CROP_X1_SHIFT 0 >> +#define SENINF3_MUX_CROP_SENINF_CROP_X1_MASK (0xffff << 0) >> +#define SENINF3_MUX_CROP_SENINF_CROP_X2_SHIFT 16 >> +#define SENINF3_MUX_CROP_SENINF_CROP_X2_MASK (0xffff << 16) >> +#define SENINF3_MUX_CTRL_EXT 0x2D3C >> +#define SENINF3_MUX_CTRL_EXT_SENINF_SRC_SEL_EXT_SHIFT 0 >> +#define SENINF3_MUX_CTRL_EXT_SENINF_SRC_SEL_EXT_MASK (0x3 << 0) >> +#define SENINF3_MUX_CTRL_EXT_SENINF_PIX_SEL_EXT_SHIFT 4 >> +#define SENINF3_MUX_CTRL_EXT_SENINF_PIX_SEL_EXT_MASK (0x1 << 4) >> +#define SENINF4_CTRL 0x3200 >> +#define SENINF4_CTRL_SENINF_EN_SHIFT 0 >> +#define SENINF4_CTRL_SENINF_EN_MASK (0x1 << 0) >> +#define SENINF4_CTRL_NCSI2_SW_RST_SHIFT 1 >> +#define SENINF4_CTRL_NCSI2_SW_RST_MASK (0x1 << 1) >> +#define SENINF4_CTRL_OCSI2_SW_RST_SHIFT 2 >> +#define SENINF4_CTRL_OCSI2_SW_RST_MASK (0x1 << 2) >> +#define SENINF4_CTRL_CCIR_SW_RST_SHIFT 3 >> +#define SENINF4_CTRL_CCIR_SW_RST_MASK (0x1 << 3) >> +#define SENINF4_CTRL_CKGEN_SW_RST_SHIFT 4 >> +#define SENINF4_CTRL_CKGEN_SW_RST_MASK (0x1 << 4) >> +#define SENINF4_CTRL_TEST_MODEL_SW_RST_SHIFT 5 >> +#define SENINF4_CTRL_TEST_MODEL_SW_RST_MASK (0x1 << 5) >> +#define SENINF4_CTRL_SCAM_SW_RST_SHIFT 6 >> +#define SENINF4_CTRL_SCAM_SW_RST_MASK (0x1 << 6) >> +#define SENINF4_CTRL_CSI2_SW_RST_SHIFT 7 >> +#define SENINF4_CTRL_CSI2_SW_RST_MASK (0x1 << 7) >> +#define SENINF4_CTRL_CSI3_SW_RST_SHIFT 8 >> +#define SENINF4_CTRL_CSI3_SW_RST_MASK (0x1 << 8) >> +#define SENINF4_CTRL_SENINF_SRC_SEL_SHIFT 12 >> +#define SENINF4_CTRL_SENINF_SRC_SEL_MASK (0xf << 12) >> +#define SENINF4_CTRL_SENINF_DEBUG_SEL_SHIFT 20 >> +#define SENINF4_CTRL_SENINF_DEBUG_SEL_MASK (0xf << 20) >> +#define SENINF4_CTRL_PAD2CAM_DATA_SEL_SHIFT 28 >> +#define SENINF4_CTRL_PAD2CAM_DATA_SEL_MASK (0x7 << 28) >> +#define SENINF4_CTRL_EXT 0x3204 >> +#define SENINF4_CTRL_EXT_SENINF_OCSI2_IP_EN_SHIFT 0 >> +#define SENINF4_CTRL_EXT_SENINF_OCSI2_IP_EN_MASK (0x1 << 0) >> +#define SENINF4_CTRL_EXT_SENINF_TESTMDL_IP_EN_SHIFT 1 >> +#define SENINF4_CTRL_EXT_SENINF_TESTMDL_IP_EN_MASK (0x1 << 1) >> +#define SENINF4_CTRL_EXT_SENINF_SCAM_IP_EN_SHIFT 4 >> +#define SENINF4_CTRL_EXT_SENINF_SCAM_IP_EN_MASK (0x1 << 4) >> +#define SENINF4_CTRL_EXT_SENINF_NCSI2_IP_EN_SHIFT 5 >> +#define SENINF4_CTRL_EXT_SENINF_NCSI2_IP_EN_MASK (0x1 << 5) >> +#define SENINF4_CTRL_EXT_SENINF_CSI2_IP_EN_SHIFT 6 >> +#define SENINF4_CTRL_EXT_SENINF_CSI2_IP_EN_MASK (0x1 << 6) >> +#define SENINF4_CTRL_EXT_SENINF_CSI3_IP_EN_SHIFT 7 >> +#define SENINF4_CTRL_EXT_SENINF_CSI3_IP_EN_MASK (0x1 << 7) >> +#define SENINF4_CTRL_EXT_SENINF_SRC_SEL_EXT_SHIFT 16 >> +#define SENINF4_CTRL_EXT_SENINF_SRC_SEL_EXT_MASK (0x3 << 16) >> +#define SENINF4_ASYNC_CTRL 0x3208 >> +#define SENINF4_ASYNC_CTRL_SENINF_ASYNC_FIFO_RST_SHIFT 0 >> +#define SENINF4_ASYNC_CTRL_SENINF_ASYNC_FIFO_RST_MASK (0x1 << 0) >> +#define SENINF4_ASYNC_CTRL_SENINF_HSYNC_MASK_SHIFT 1 >> +#define SENINF4_ASYNC_CTRL_SENINF_HSYNC_MASK_MASK (0x1 << 1) >> +#define SENINF4_ASYNC_CTRL_SENINF_VSYNC_POL_SHIFT 2 >> +#define SENINF4_ASYNC_CTRL_SENINF_VSYNC_POL_MASK (0x1 << 2) >> +#define SENINF4_ASYNC_CTRL_SENINF_HSYNC_POL_SHIFT 3 >> +#define SENINF4_ASYNC_CTRL_SENINF_HSYNC_POL_MASK (0x1 << 3) >> +#define SENINF4_ASYNC_CTRL_FIFO_PUSH_EN_SHIFT 16 >> +#define SENINF4_ASYNC_CTRL_FIFO_PUSH_EN_MASK (0x3f << 16) >> +#define SENINF4_ASYNC_CTRL_FIFO_FLUSH_EN_SHIFT 24 >> +#define SENINF4_ASYNC_CTRL_FIFO_FLUSH_EN_MASK (0x3f << 24) >> +#define SENINF_TG4_PH_CNT 0x3600 >> +#define SENINF_TG4_PH_CNT_TGCLK_SEL_SHIFT 0 >> +#define SENINF_TG4_PH_CNT_TGCLK_SEL_MASK (0x3 << 0) >> +#define SENINF_TG4_PH_CNT_CLKFL_POL_SHIFT 2 >> +#define SENINF_TG4_PH_CNT_CLKFL_POL_MASK (0x1 << 2) >> +#define SENINF_TG4_PH_CNT_EXT_RST_SHIFT 4 >> +#define SENINF_TG4_PH_CNT_EXT_RST_MASK (0x1 << 4) >> +#define SENINF_TG4_PH_CNT_EXT_PWRDN_SHIFT 5 >> +#define SENINF_TG4_PH_CNT_EXT_PWRDN_MASK (0x1 << 5) >> +#define SENINF_TG4_PH_CNT_PAD_PCLK_INV_SHIFT 6 >> +#define SENINF_TG4_PH_CNT_PAD_PCLK_INV_MASK (0x1 << 6) >> +#define SENINF_TG4_PH_CNT_CAM_PCLK_INV_SHIFT 7 >> +#define SENINF_TG4_PH_CNT_CAM_PCLK_INV_MASK (0x1 << 7) >> +#define SENINF_TG4_PH_CNT_CLKPOL_SHIFT 28 >> +#define SENINF_TG4_PH_CNT_CLKPOL_MASK (0x1 << 28) >> +#define SENINF_TG4_PH_CNT_ADCLK_EN_SHIFT 29 >> +#define SENINF_TG4_PH_CNT_ADCLK_EN_MASK (0x1 << 29) >> +#define SENINF_TG4_PH_CNT_PCEN_SHIFT 31 >> +#define SENINF_TG4_PH_CNT_PCEN_MASK (0x1 << 31) >> +#define SENINF_TG4_SEN_CK 0x3604 >> +#define SENINF_TG4_SEN_CK_CLKFL_SHIFT 0 >> +#define SENINF_TG4_SEN_CK_CLKFL_MASK (0x3f << 0) >> +#define SENINF_TG4_SEN_CK_CLKRS_SHIFT 8 >> +#define SENINF_TG4_SEN_CK_CLKRS_MASK (0x3f << 8) >> +#define SENINF_TG4_SEN_CK_CLKCNT_SHIFT 16 >> +#define SENINF_TG4_SEN_CK_CLKCNT_MASK (0x3f << 16) >> +#define SENINF_TG4_TM_CTL 0x3608 >> +#define SENINF_TG4_TM_CTL_TM_EN_SHIFT 0 >> +#define SENINF_TG4_TM_CTL_TM_EN_MASK (0x1 << 0) >> +#define SENINF_TG4_TM_CTL_TM_RST_SHIFT 1 >> +#define SENINF_TG4_TM_CTL_TM_RST_MASK (0x1 << 1) >> +#define SENINF_TG4_TM_CTL_TM_FMT_SHIFT 2 >> +#define SENINF_TG4_TM_CTL_TM_FMT_MASK (0x1 << 2) >> +#define SENINF_TG4_TM_CTL_TM_PAT_SHIFT 4 >> +#define SENINF_TG4_TM_CTL_TM_PAT_MASK (0xf << 4) >> +#define SENINF_TG4_TM_CTL_TM_VSYNC_SHIFT 8 >> +#define SENINF_TG4_TM_CTL_TM_VSYNC_MASK (0xff << 8) >> +#define SENINF_TG4_TM_CTL_TM_DUMMYPXL_SHIFT 16 >> +#define SENINF_TG4_TM_CTL_TM_DUMMYPXL_MASK (0xff << 16) >> +#define SENINF_TG4_TM_SIZE 0x360C >> +#define SENINF_TG4_TM_SIZE_TM_PXL_SHIFT 0 >> +#define SENINF_TG4_TM_SIZE_TM_PXL_MASK (0x1fff << 0) >> +#define SENINF_TG4_TM_SIZE_TM_LINE_SHIFT 16 >> +#define SENINF_TG4_TM_SIZE_TM_LINE_MASK (0x3fff << 16) >> +#define SENINF_TG4_TM_CLK 0x3610 >> +#define SENINF_TG4_TM_CLK_TM_CLK_CNT_SHIFT 0 >> +#define SENINF_TG4_TM_CLK_TM_CLK_CNT_MASK (0xf << 0) >> +#define SENINF_TG4_TM_CLK_TM_CLRBAR_OFT_SHIFT 16 >> +#define SENINF_TG4_TM_CLK_TM_CLRBAR_OFT_MASK (0x3ff << 16) >> +#define SENINF_TG4_TM_CLK_TM_CLRBAR_IDX_SHIFT 28 >> +#define SENINF_TG4_TM_CLK_TM_CLRBAR_IDX_MASK (0x7 << 28) >> +#define SENINF_TG4_TM_STP 0x3614 >> +#define SENINF_TG4_TM_STP_TG1_TM_STP_SHIFT 0 >> +#define SENINF_TG4_TM_STP_TG1_TM_STP_MASK (0xffffffff << 0) >> +#define MIPI_RX_CON24_CSI3 0x3824 >> +#define MIPI_RX_CON24_CSI3_CSI0_BIST_NUM_SHIFT 0 >> +#define MIPI_RX_CON24_CSI3_CSI0_BIST_NUM_MASK (0x3 << 0) >> +#define MIPI_RX_CON24_CSI3_CSI0_BIST_EN_SHIFT 2 >> +#define MIPI_RX_CON24_CSI3_CSI0_BIST_EN_MASK (0x1 << 2) >> +#define MIPI_RX_CON24_CSI3_CSI0_BIST_FIX_PAT_SHIFT 5 >> +#define MIPI_RX_CON24_CSI3_CSI0_BIST_FIX_PAT_MASK (0x1 << 5) >> +#define MIPI_RX_CON24_CSI3_CSI0_BIST_CLK_SEL_SHIFT 6 >> +#define MIPI_RX_CON24_CSI3_CSI0_BIST_CLK_SEL_MASK (0x1 << 6) >> +#define MIPI_RX_CON24_CSI3_CSI0_BIST_CLK4X_SEL_SHIFT 7 >> +#define MIPI_RX_CON24_CSI3_CSI0_BIST_CLK4X_SEL_MASK (0x1 << 7) >> +#define MIPI_RX_CON24_CSI3_CSI0_BIST_TERM_DELAY_SHIFT 8 >> +#define MIPI_RX_CON24_CSI3_CSI0_BIST_TERM_DELAY_MASK (0xff << 8) >> +#define MIPI_RX_CON24_CSI3_CSI0_BIST_SETTLE_DELAY_SHIFT 16 >> +#define MIPI_RX_CON24_CSI3_CSI0_BIST_SETTLE_DELAY_MASK (0xff << 16) >> +#define MIPI_RX_CON24_CSI3_CSI0_BIST_LN0_MUX_SHIFT 24 >> +#define MIPI_RX_CON24_CSI3_CSI0_BIST_LN0_MUX_MASK (0x3 << 24) >> +#define MIPI_RX_CON24_CSI3_CSI0_BIST_LN1_MUX_SHIFT 26 >> +#define MIPI_RX_CON24_CSI3_CSI0_BIST_LN1_MUX_MASK (0x3 << 26) >> +#define MIPI_RX_CON24_CSI3_CSI0_BIST_LN2_MUX_SHIFT 28 >> +#define MIPI_RX_CON24_CSI3_CSI0_BIST_LN2_MUX_MASK (0x3 << 28) >> +#define MIPI_RX_CON24_CSI3_CSI0_BIST_LN3_MUX_SHIFT 30 >> +#define MIPI_RX_CON24_CSI3_CSI0_BIST_LN3_MUX_MASK (0x3 << 30) >> +#define MIPI_RX_CON28_CSI3 0x3828 >> +#define MIPI_RX_CON28_CSI3_CSI0_BIST_START_SHIFT 0 >> +#define MIPI_RX_CON28_CSI3_CSI0_BIST_START_MASK (0x1 << 0) >> +#define MIPI_RX_CON28_CSI3_CSI0_BIST_DATA_OK_SHIFT 1 >> +#define MIPI_RX_CON28_CSI3_CSI0_BIST_DATA_OK_MASK (0x1 << 1) >> +#define MIPI_RX_CON28_CSI3_CSI0_BIST_HS_FSM_OK_SHIFT 2 >> +#define MIPI_RX_CON28_CSI3_CSI0_BIST_HS_FSM_OK_MASK (0x1 << 2) >> +#define MIPI_RX_CON28_CSI3_CSI0_BIST_LANE_FSM_OK_SHIFT 3 >> +#define MIPI_RX_CON28_CSI3_CSI0_BIST_LANE_FSM_OK_MASK (0x1 << 3) >> +#define MIPI_RX_CON28_CSI3_CSI0_BIST_CSI2_DATA_OK_SHIFT 4 >> +#define MIPI_RX_CON28_CSI3_CSI0_BIST_CSI2_DATA_OK_MASK (0x1 << 4) >> +#define MIPI_RX_CON34_CSI3 0x3834 >> +#define MIPI_RX_CON34_CSI3_BIST_MODE_SHIFT 0 >> +#define MIPI_RX_CON34_CSI3_BIST_MODE_MASK (0x1 << 0) >> +#define MIPI_RX_CON34_CSI3_CSI0_BIST_HSDET_MUX_SHIFT 22 >> +#define MIPI_RX_CON34_CSI3_CSI0_BIST_HSDET_MUX_MASK (0x3 << 22) >> +#define MIPI_RX_CON34_CSI3_CSI0_BIST_LN4_MUX_SHIFT 24 >> +#define MIPI_RX_CON34_CSI3_CSI0_BIST_LN4_MUX_MASK (0x3 << 24) >> +#define MIPI_RX_CON34_CSI3_CSI0_BIST_LN5_MUX_SHIFT 26 >> +#define MIPI_RX_CON34_CSI3_CSI0_BIST_LN5_MUX_MASK (0x3 << 26) >> +#define MIPI_RX_CON34_CSI3_CSI0_BIST_LN6_MUX_SHIFT 28 >> +#define MIPI_RX_CON34_CSI3_CSI0_BIST_LN6_MUX_MASK (0x3 << 28) >> +#define MIPI_RX_CON34_CSI3_CSI0_BIST_LN7_MUX_SHIFT 30 >> +#define MIPI_RX_CON34_CSI3_CSI0_BIST_LN7_MUX_MASK (0x3 << 30) >> +#define MIPI_RX_CON38_CSI3 0x3838 >> +#define MIPI_RX_CON38_CSI3_MIPI_RX_SW_CTRL_MODE_SHIFT 0 >> +#define MIPI_RX_CON38_CSI3_MIPI_RX_SW_CTRL_MODE_MASK (0x1 << 0) >> +#define MIPI_RX_CON38_CSI3_MIPI_RX_SW_CAL_MODE_SHIFT 1 >> +#define MIPI_RX_CON38_CSI3_MIPI_RX_SW_CAL_MODE_MASK (0x1 << 1) >> +#define MIPI_RX_CON38_CSI3_MIPI_RX_HW_CAL_START_SHIFT 2 >> +#define MIPI_RX_CON38_CSI3_MIPI_RX_HW_CAL_START_MASK (0x1 << 2) >> +#define MIPI_RX_CON38_CSI3_MIPI_RX_HW_CAL_OPTION_SHIFT 3 >> +#define MIPI_RX_CON38_CSI3_MIPI_RX_HW_CAL_OPTION_MASK (0x1 << 3) >> +#define MIPI_RX_CON38_CSI3_MIPI_RX_SW_RST_SHIFT 4 >> +#define MIPI_RX_CON38_CSI3_MIPI_RX_SW_RST_MASK (0x1f << 4) >> +#define MIPI_RX_CON38_CSI3_MIPI_RX_SW_CPHY_TX_MODE_SHIFT 9 >> +#define MIPI_RX_CON38_CSI3_MIPI_RX_SW_CPHY_TX_MODE_MASK (0x1 << 9) >> +#define MIPI_RX_CON38_CSI3_MIPI_RX_SW_CPHY_RX_MODE_SHIFT 10 >> +#define MIPI_RX_CON38_CSI3_MIPI_RX_SW_CPHY_RX_MODE_MASK (0x1 << 10) >> +#define MIPI_RX_CON38_CSI3_RG_CKPHASE_TRIO0_SHIFT 16 >> +#define MIPI_RX_CON38_CSI3_RG_CKPHASE_TRIO0_MASK (0x1f << 16) >> +#define MIPI_RX_CON38_CSI3_RG_CKPHASE_TRIO1_SHIFT 22 >> +#define MIPI_RX_CON38_CSI3_RG_CKPHASE_TRIO1_MASK (0x1f << 22) >> +#define MIPI_RX_CON38_CSI3_RG_CKPHASE_TRIO2_SHIFT 27 >> +#define MIPI_RX_CON38_CSI3_RG_CKPHASE_TRIO2_MASK (0x1f << 27) >> +#define MIPI_RX_CON3C_CSI3 0x383C >> +#define MIPI_RX_CON3C_CSI3_MIPI_RX_SW_CTRL__SHIFT 0 >> +#define MIPI_RX_CON3C_CSI3_MIPI_RX_SW_CTRL__MASK (0xffffffff << 0) >> +#define MIPI_RX_CON7C_CSI3 0x387C >> +#define MIPI_RX_CON7C_CSI3_DA_CSI0_LNRD0_HSRX_DELAY_EN_SHIFT 0 >> +#define MIPI_RX_CON7C_CSI3_DA_CSI0_LNRD0_HSRX_DELAY_EN_MASK (0x1 << 0) >> +#define MIPI_RX_CON7C_CSI3_DA_CSI0_LNRD0_HSRX_DELAY_APPLY_SHIFT 1 >> +#define MIPI_RX_CON7C_CSI3_DA_CSI0_LNRD0_HSRX_DELAY_APPLY_MASK (0x1 << 1) >> +#define MIPI_RX_CON7C_CSI3_DA_CSI0_LNRD0_HSRX_DELAY_CODE_SHIFT 2 >> +#define MIPI_RX_CON7C_CSI3_DA_CSI0_LNRD0_HSRX_DELAY_CODE_MASK (0x3f << 2) >> +#define MIPI_RX_CON80_CSI3 0x3880 >> +#define MIPI_RX_CON80_CSI3_DA_CSI0_LNRD1_HSRX_DELAY_EN_SHIFT 0 >> +#define MIPI_RX_CON80_CSI3_DA_CSI0_LNRD1_HSRX_DELAY_EN_MASK (0x1 << 0) >> +#define MIPI_RX_CON80_CSI3_DA_CSI0_LNRD1_HSRX_DELAY_APPLY_SHIFT 1 >> +#define MIPI_RX_CON80_CSI3_DA_CSI0_LNRD1_HSRX_DELAY_APPLY_MASK (0x1 << 1) >> +#define MIPI_RX_CON80_CSI3_DA_CSI0_LNRD1_HSRX_DELAY_CODE_SHIFT 2 >> +#define MIPI_RX_CON80_CSI3_DA_CSI0_LNRD1_HSRX_DELAY_CODE_MASK (0x3f << 2) >> +#define MIPI_RX_CON84_CSI3 0x3884 >> +#define MIPI_RX_CON84_CSI3_DA_CSI0_LNRD2_HSRX_DELAY_EN_SHIFT 0 >> +#define MIPI_RX_CON84_CSI3_DA_CSI0_LNRD2_HSRX_DELAY_EN_MASK (0x1 << 0) >> +#define MIPI_RX_CON84_CSI3_DA_CSI0_LNRD2_HSRX_DELAY_APPLY_SHIFT 1 >> +#define MIPI_RX_CON84_CSI3_DA_CSI0_LNRD2_HSRX_DELAY_APPLY_MASK (0x1 << 1) >> +#define MIPI_RX_CON84_CSI3_DA_CSI0_LNRD2_HSRX_DELAY_CODE_SHIFT 2 >> +#define MIPI_RX_CON84_CSI3_DA_CSI0_LNRD2_HSRX_DELAY_CODE_MASK (0x3f << 2) >> +#define MIPI_RX_CON88_CSI3 0x3888 >> +#define MIPI_RX_CON88_CSI3_DA_CSI0_LNRD3_HSRX_DELAY_EN_SHIFT 0 >> +#define MIPI_RX_CON88_CSI3_DA_CSI0_LNRD3_HSRX_DELAY_EN_MASK (0x1 << 0) >> +#define MIPI_RX_CON88_CSI3_DA_CSI0_LNRD3_HSRX_DELAY_APPLY_SHIFT 1 >> +#define MIPI_RX_CON88_CSI3_DA_CSI0_LNRD3_HSRX_DELAY_APPLY_MASK (0x1 << 1) >> +#define MIPI_RX_CON88_CSI3_DA_CSI0_LNRD3_HSRX_DELAY_CODE_SHIFT 2 >> +#define MIPI_RX_CON88_CSI3_DA_CSI0_LNRD3_HSRX_DELAY_CODE_MASK (0x3f << 2) >> +#define MIPI_RX_CON8C_CSI3 0x388C >> +#define MIPI_RX_CON8C_CSI3_RG_CSI0_LNRD0_HSRX_DELAY_EN_SHIFT 0 >> +#define MIPI_RX_CON8C_CSI3_RG_CSI0_LNRD0_HSRX_DELAY_EN_MASK (0x1 << 0) >> +#define MIPI_RX_CON8C_CSI3_RG_CSI0_LNRD0_HSRX_DELAY_APPLY_SHIFT 1 >> +#define MIPI_RX_CON8C_CSI3_RG_CSI0_LNRD0_HSRX_DELAY_APPLY_MASK (0x1 << 1) >> +#define MIPI_RX_CON8C_CSI3_RG_CSI0_LNRD0_HSRX_DELAY_CODE_SHIFT 2 >> +#define MIPI_RX_CON8C_CSI3_RG_CSI0_LNRD0_HSRX_DELAY_CODE_MASK (0x3f << 2) >> +#define MIPI_RX_CON90_CSI3 0x3890 >> +#define MIPI_RX_CON90_CSI3_RG_CSI0_LNRD1_HSRX_DELAY_EN_SHIFT 0 >> +#define MIPI_RX_CON90_CSI3_RG_CSI0_LNRD1_HSRX_DELAY_EN_MASK (0x1 << 0) >> +#define MIPI_RX_CON90_CSI3_RG_CSI0_LNRD1_HSRX_DELAY_APPLY_SHIFT 1 >> +#define MIPI_RX_CON90_CSI3_RG_CSI0_LNRD1_HSRX_DELAY_APPLY_MASK (0x1 << 1) >> +#define MIPI_RX_CON90_CSI3_RG_CSI0_LNRD1_HSRX_DELAY_CODE_SHIFT 2 >> +#define MIPI_RX_CON90_CSI3_RG_CSI0_LNRD1_HSRX_DELAY_CODE_MASK (0x3f << 2) >> +#define MIPI_RX_CON94_CSI3 0x3894 >> +#define MIPI_RX_CON94_CSI3_RG_CSI0_LNRD2_HSRX_DELAY_EN_SHIFT 0 >> +#define MIPI_RX_CON94_CSI3_RG_CSI0_LNRD2_HSRX_DELAY_EN_MASK (0x1 << 0) >> +#define MIPI_RX_CON94_CSI3_RG_CSI0_LNRD2_HSRX_DELAY_APPLY_SHIFT 1 >> +#define MIPI_RX_CON94_CSI3_RG_CSI0_LNRD2_HSRX_DELAY_APPLY_MASK (0x1 << 1) >> +#define MIPI_RX_CON94_CSI3_RG_CSI0_LNRD2_HSRX_DELAY_CODE_SHIFT 2 >> +#define MIPI_RX_CON94_CSI3_RG_CSI0_LNRD2_HSRX_DELAY_CODE_MASK (0x3f << 2) >> +#define MIPI_RX_CON98_CSI3 0x3898 >> +#define MIPI_RX_CON98_CSI3_RG_CSI0_LNRD3_HSRX_DELAY_EN_SHIFT 0 >> +#define MIPI_RX_CON98_CSI3_RG_CSI0_LNRD3_HSRX_DELAY_EN_MASK (0x1 << 0) >> +#define MIPI_RX_CON98_CSI3_RG_CSI0_LNRD3_HSRX_DELAY_APPLY_SHIFT 1 >> +#define MIPI_RX_CON98_CSI3_RG_CSI0_LNRD3_HSRX_DELAY_APPLY_MASK (0x1 << 1) >> +#define MIPI_RX_CON98_CSI3_RG_CSI0_LNRD3_HSRX_DELAY_CODE_SHIFT 2 >> +#define MIPI_RX_CON98_CSI3_RG_CSI0_LNRD3_HSRX_DELAY_CODE_MASK (0x3f << 2) >> +#define MIPI_RX_CONA0_CSI3 0x38A0 >> +#define MIPI_RX_CONA0_CSI3_RG_CSI0_LNRC_HSRX_DELAY_EN_SHIFT 0 >> +#define MIPI_RX_CONA0_CSI3_RG_CSI0_LNRC_HSRX_DELAY_EN_MASK (0x1 << 0) >> +#define MIPI_RX_CONA0_CSI3_RG_CSI0_LNRC_HSRX_DELAY_APPLY_SHIFT 1 >> +#define MIPI_RX_CONA0_CSI3_RG_CSI0_LNRC_HSRX_DELAY_APPLY_MASK (0x1 << 1) >> +#define MIPI_RX_CONA0_CSI3_RG_CSI0_LNRC_HSRX_DELAY_CODE_SHIFT 2 >> +#define MIPI_RX_CONA0_CSI3_RG_CSI0_LNRC_HSRX_DELAY_CODE_MASK (0x3f << 2) >> +#define MIPI_RX_CONB0_CSI3 0x38B0 >> +#define MIPI_RX_CONB0_CSI3_DELAY_APPLY_MODE_SHIFT 0 >> +#define MIPI_RX_CONB0_CSI3_DELAY_APPLY_MODE_MASK (0xf << 0) >> +#define MIPI_RX_CONB0_CSI3_DESKEW_SW_RST_SHIFT 7 >> +#define MIPI_RX_CONB0_CSI3_DESKEW_SW_RST_MASK (0x1 << 7) >> +#define MIPI_RX_CONB0_CSI3_DESKEW_TRIGGER_MODE_SHIFT 8 >> +#define MIPI_RX_CONB0_CSI3_DESKEW_TRIGGER_MODE_MASK (0x7 << 8) >> +#define MIPI_RX_CONB0_CSI3_DESKEW_ACC_MODE_SHIFT 12 >> +#define MIPI_RX_CONB0_CSI3_DESKEW_ACC_MODE_MASK (0xf << 12) >> +#define MIPI_RX_CONB0_CSI3_DESKEW_CSI2_RST_ENABLE_SHIFT 16 >> +#define MIPI_RX_CONB0_CSI3_DESKEW_CSI2_RST_ENABLE_MASK (0x1 << 16) >> +#define MIPI_RX_CONB0_CSI3_DESKEW_IP_SEL_SHIFT 30 >> +#define MIPI_RX_CONB0_CSI3_DESKEW_IP_SEL_MASK (0x1 << 30) >> +#define MIPI_RX_CONB0_CSI3_DESKEW_ENABLE_SHIFT 31 >> +#define MIPI_RX_CONB0_CSI3_DESKEW_ENABLE_MASK (0x1 << 31) >> +#define MIPI_RX_CONB4_CSI3 0x38B4 >> +#define MIPI_RX_CONB4_CSI3_SYNC_CODE_MASK_SHIFT 0 >> +#define MIPI_RX_CONB4_CSI3_SYNC_CODE_MASK_MASK (0xffff << 0) >> +#define MIPI_RX_CONB4_CSI3_EXPECTED_SYNC_CODE_SHIFT 16 >> +#define MIPI_RX_CONB4_CSI3_EXPECTED_SYNC_CODE_MASK (0xffff << 16) >> +#define MIPI_RX_CONB8_CSI3 0x38B8 >> +#define MIPI_RX_CONB8_CSI3_DESKEW_SETUP_TIME_SHIFT 0 >> +#define MIPI_RX_CONB8_CSI3_DESKEW_SETUP_TIME_MASK (0xf << 0) >> +#define MIPI_RX_CONB8_CSI3_DESKEW_HOLD_TIME_SHIFT 8 >> +#define MIPI_RX_CONB8_CSI3_DESKEW_HOLD_TIME_MASK (0xf << 8) >> +#define MIPI_RX_CONB8_CSI3_DESKEW_TIME_OUT_SHIFT 16 >> +#define MIPI_RX_CONB8_CSI3_DESKEW_TIME_OUT_MASK (0xff << 16) >> +#define MIPI_RX_CONB8_CSI3_DESKEW_TIME_OUT_EN_SHIFT 24 >> +#define MIPI_RX_CONB8_CSI3_DESKEW_TIME_OUT_EN_MASK (0x1 << 24) >> +#define MIPI_RX_CONBC_CSI3 0x38BC >> +#define MIPI_RX_CONBC_CSI3_DESKEW_DETECTION_MODE_SHIFT 0 >> +#define MIPI_RX_CONBC_CSI3_DESKEW_DETECTION_MODE_MASK (0xf << 0) >> +#define MIPI_RX_CONBC_CSI3_DESKEW_DETECTION_CNT_SHIFT 8 >> +#define MIPI_RX_CONBC_CSI3_DESKEW_DETECTION_CNT_MASK (0x7f << 8) >> +#define MIPI_RX_CONBC_CSI3_DESKEW_DELAY_APPLY_MODE_SHIFT 16 >> +#define MIPI_RX_CONBC_CSI3_DESKEW_DELAY_APPLY_MODE_MASK (0xf << 16) >> +#define MIPI_RX_CONBC_CSI3_DESKEW_LANE_NUMBER_SHIFT 24 >> +#define MIPI_RX_CONBC_CSI3_DESKEW_LANE_NUMBER_MASK (0x3 << 24) >> +#define MIPI_RX_CONC0_CSI3 0x38C0 >> +#define MIPI_RX_CONC0_CSI3_DESKEW_INTERRUPT_ENABLE_SHIFT 0 >> +#define MIPI_RX_CONC0_CSI3_DESKEW_INTERRUPT_ENABLE_MASK (0xffff << 0) >> +#define MIPI_RX_CONC0_CSI3_DESKEW_INTERRUPT_W1C_EN_SHIFT 31 >> +#define MIPI_RX_CONC0_CSI3_DESKEW_INTERRUPT_W1C_EN_MASK (0x1 << 31) >> +#define MIPI_RX_CONC4_CSI3 0x38C4 >> +#define MIPI_RX_CONC4_CSI3_DESKEW_INTERRUPT_STATUS_SHIFT 0 >> +#define MIPI_RX_CONC4_CSI3_DESKEW_INTERRUPT_STATUS_MASK (0xffff << 0) >> +#define MIPI_RX_CONC8_CSI3 0x38C8 >> +#define MIPI_RX_CONC8_CSI3_DESKEW_DEBUG_MUX_SELECT_SHIFT 0 >> +#define MIPI_RX_CONC8_CSI3_DESKEW_DEBUG_MUX_SELECT_MASK (0xff << 0) >> +#define MIPI_RX_CONCC_CSI3 0x38CC >> +#define MIPI_RX_CONCC_CSI3_DESKEW_DEBUG_OUTPUTS_SHIFT 0 >> +#define MIPI_RX_CONCC_CSI3_DESKEW_DEBUG_OUTPUTS_MASK (0xffffffff << 0) >> +#define MIPI_RX_COND0_CSI3 0x38D0 >> +#define MIPI_RX_COND0_CSI3_DESKEW_DELAY_LENGTH_SHIFT 0 >> +#define MIPI_RX_COND0_CSI3_DESKEW_DELAY_LENGTH_MASK (0x3f << 0) >> +#define SENINF4_CSI2_CTL 0x3A00 >> +#define SENINF4_CSI2_CTL_DATA_LANE0_EN_SHIFT 0 >> +#define SENINF4_CSI2_CTL_DATA_LANE0_EN_MASK (0x1 << 0) >> +#define SENINF4_CSI2_CTL_DATA_LANE1_EN_SHIFT 1 >> +#define SENINF4_CSI2_CTL_DATA_LANE1_EN_MASK (0x1 << 1) >> +#define SENINF4_CSI2_CTL_DATA_LANE2_EN_SHIFT 2 >> +#define SENINF4_CSI2_CTL_DATA_LANE2_EN_MASK (0x1 << 2) >> +#define SENINF4_CSI2_CTL_DATA_LANE3_EN_SHIFT 3 >> +#define SENINF4_CSI2_CTL_DATA_LANE3_EN_MASK (0x1 << 3) >> +#define SENINF4_CSI2_CTL_CLOCK_LANE_EN_SHIFT 4 >> +#define SENINF4_CSI2_CTL_CLOCK_LANE_EN_MASK (0x1 << 4) >> +#define SENINF4_CSI2_CTL_ECC_EN_SHIFT 5 >> +#define SENINF4_CSI2_CTL_ECC_EN_MASK (0x1 << 5) >> +#define SENINF4_CSI2_CTL_CRC_EN_SHIFT 6 >> +#define SENINF4_CSI2_CTL_CRC_EN_MASK (0x1 << 6) >> +#define SENINF4_CSI2_CTL_HSRX_DET_EN_SHIFT 7 >> +#define SENINF4_CSI2_CTL_HSRX_DET_EN_MASK (0x1 << 7) >> +#define SENINF4_CSI2_CTL_HS_PRPR_EN_SHIFT 8 >> +#define SENINF4_CSI2_CTL_HS_PRPR_EN_MASK (0x1 << 8) >> +#define SENINF4_CSI2_CTL_HS_END_EN_SHIFT 9 >> +#define SENINF4_CSI2_CTL_HS_END_EN_MASK (0x1 << 9) >> +#define SENINF4_CSI2_CTL_GENERIC_LONG_PACKET_EN_SHIFT 12 >> +#define SENINF4_CSI2_CTL_GENERIC_LONG_PACKET_EN_MASK (0x1 << 12) >> +#define SENINF4_CSI2_CTL_IMAGE_PACKET_EN_SHIFT 13 >> +#define SENINF4_CSI2_CTL_IMAGE_PACKET_EN_MASK (0x1 << 13) >> +#define SENINF4_CSI2_CTL_BYTE2PIXEL_EN_SHIFT 14 >> +#define SENINF4_CSI2_CTL_BYTE2PIXEL_EN_MASK (0x1 << 14) >> +#define SENINF4_CSI2_CTL_VS_TYPE_SHIFT 15 >> +#define SENINF4_CSI2_CTL_VS_TYPE_MASK (0x1 << 15) >> +#define SENINF4_CSI2_CTL_ED_SEL_SHIFT 16 >> +#define SENINF4_CSI2_CTL_ED_SEL_MASK (0x1 << 16) >> +#define SENINF4_CSI2_CTL_FLUSH_MODE_SHIFT 18 >> +#define SENINF4_CSI2_CTL_FLUSH_MODE_MASK (0x3 << 18) >> +#define SENINF4_CSI2_CTL_HS_TRAIL_EN_SHIFT 25 >> +#define SENINF4_CSI2_CTL_HS_TRAIL_EN_MASK (0x1 << 25) >> +#define SENINF4_CSI2_CTL_CLOCK_HS_OPTION_SHIFT 27 >> +#define SENINF4_CSI2_CTL_CLOCK_HS_OPTION_MASK (0x1 << 27) >> +#define SENINF4_CSI2_CTL_VS_OUT_CYCLE_NUMBER_SHIFT 28 >> +#define SENINF4_CSI2_CTL_VS_OUT_CYCLE_NUMBER_MASK (0x3 << 28) >> +#define SENINF4_CSI2_LNRC_TIMING 0x3A04 >> +#define SENINF4_CSI2_LNRC_TIMING_CLOCK_TERM_PARAMETER_SHIFT 0 >> +#define SENINF4_CSI2_LNRC_TIMING_CLOCK_TERM_PARAMETER_MASK (0xff << 0) >> +#define SENINF4_CSI2_LNRC_TIMING_CLOCK_SETTLE_PARAMETER_SHIFT 8 >> +#define SENINF4_CSI2_LNRC_TIMING_CLOCK_SETTLE_PARAMETER_MASK (0xff << 8) >> +#define SENINF4_CSI2_LNRD_TIMING 0x3A08 >> +#define SENINF4_CSI2_LNRD_TIMING_DATA_TERM_PARAMETER_SHIFT 0 >> +#define SENINF4_CSI2_LNRD_TIMING_DATA_TERM_PARAMETER_MASK (0xff << 0) >> +#define SENINF4_CSI2_LNRD_TIMING_DATA_SETTLE_PARAMETER_SHIFT 8 >> +#define SENINF4_CSI2_LNRD_TIMING_DATA_SETTLE_PARAMETER_MASK (0xff << 8) >> +#define SENINF4_CSI2_DPCM 0x3A0C >> +#define SENINF4_CSI2_DPCM_DPCM_MODE_SHIFT 0 >> +#define SENINF4_CSI2_DPCM_DPCM_MODE_MASK (0xf << 0) >> +#define SENINF4_CSI2_DPCM_DI_30_DPCM_EN_SHIFT 7 >> +#define SENINF4_CSI2_DPCM_DI_30_DPCM_EN_MASK (0x1 << 7) >> +#define SENINF4_CSI2_DPCM_DI_31_DPCM_EN_SHIFT 8 >> +#define SENINF4_CSI2_DPCM_DI_31_DPCM_EN_MASK (0x1 << 8) >> +#define SENINF4_CSI2_DPCM_DI_32_DPCM_EN_SHIFT 9 >> +#define SENINF4_CSI2_DPCM_DI_32_DPCM_EN_MASK (0x1 << 9) >> +#define SENINF4_CSI2_DPCM_DI_33_DPCM_EN_SHIFT 10 >> +#define SENINF4_CSI2_DPCM_DI_33_DPCM_EN_MASK (0x1 << 10) >> +#define SENINF4_CSI2_DPCM_DI_34_DPCM_EN_SHIFT 11 >> +#define SENINF4_CSI2_DPCM_DI_34_DPCM_EN_MASK (0x1 << 11) >> +#define SENINF4_CSI2_DPCM_DI_35_DPCM_EN_SHIFT 12 >> +#define SENINF4_CSI2_DPCM_DI_35_DPCM_EN_MASK (0x1 << 12) >> +#define SENINF4_CSI2_DPCM_DI_36_DPCM_EN_SHIFT 13 >> +#define SENINF4_CSI2_DPCM_DI_36_DPCM_EN_MASK (0x1 << 13) >> +#define SENINF4_CSI2_DPCM_DI_37_DPCM_EN_SHIFT 14 >> +#define SENINF4_CSI2_DPCM_DI_37_DPCM_EN_MASK (0x1 << 14) >> +#define SENINF4_CSI2_DPCM_DI_2A_DPCM_EN_SHIFT 15 >> +#define SENINF4_CSI2_DPCM_DI_2A_DPCM_EN_MASK (0x1 << 15) >> +#define SENINF4_CSI2_INT_EN 0x3A10 >> +#define SENINF4_CSI2_INT_EN_ERR_FRAME_SYNC_SHIFT 0 >> +#define SENINF4_CSI2_INT_EN_ERR_FRAME_SYNC_MASK (0x1 << 0) >> +#define SENINF4_CSI2_INT_EN_ERR_ID_SHIFT 1 >> +#define SENINF4_CSI2_INT_EN_ERR_ID_MASK (0x1 << 1) >> +#define SENINF4_CSI2_INT_EN_ERR_ECC_NO_ERROR_SHIFT 2 >> +#define SENINF4_CSI2_INT_EN_ERR_ECC_NO_ERROR_MASK (0x1 << 2) >> +#define SENINF4_CSI2_INT_EN_ERR_ECC_CORRECTED_SHIFT 3 >> +#define SENINF4_CSI2_INT_EN_ERR_ECC_CORRECTED_MASK (0x1 << 3) >> +#define SENINF4_CSI2_INT_EN_ERR_ECC_DOUBLE_SHIFT 4 >> +#define SENINF4_CSI2_INT_EN_ERR_ECC_DOUBLE_MASK (0x1 << 4) >> +#define SENINF4_CSI2_INT_EN_ERR_CRC_SHIFT 5 >> +#define SENINF4_CSI2_INT_EN_ERR_CRC_MASK (0x1 << 5) >> +#define SENINF4_CSI2_INT_EN_ERR_CRC_NO_ERROR_SHIFT 6 >> +#define SENINF4_CSI2_INT_EN_ERR_CRC_NO_ERROR_MASK (0x1 << 6) >> +#define SENINF4_CSI2_INT_EN_ERR_MULTI_LANE_SYNC_SHIFT 7 >> +#define SENINF4_CSI2_INT_EN_ERR_MULTI_LANE_SYNC_MASK (0x1 << 7) >> +#define SENINF4_CSI2_INT_EN_ERR_SOT_SYNC_HS_LNRD0_SHIFT 8 >> +#define SENINF4_CSI2_INT_EN_ERR_SOT_SYNC_HS_LNRD0_MASK (0x1 << 8) >> +#define SENINF4_CSI2_INT_EN_ERR_SOT_SYNC_HS_LNRD1_SHIFT 9 >> +#define SENINF4_CSI2_INT_EN_ERR_SOT_SYNC_HS_LNRD1_MASK (0x1 << 9) >> +#define SENINF4_CSI2_INT_EN_ERR_SOT_SYNC_HS_LNRD2_SHIFT 10 >> +#define SENINF4_CSI2_INT_EN_ERR_SOT_SYNC_HS_LNRD2_MASK (0x1 << 10) >> +#define SENINF4_CSI2_INT_EN_ERR_SOT_SYNC_HS_LNRD3_SHIFT 11 >> +#define SENINF4_CSI2_INT_EN_ERR_SOT_SYNC_HS_LNRD3_MASK (0x1 << 11) >> +#define SENINF4_CSI2_INT_EN_FS_SHIFT 12 >> +#define SENINF4_CSI2_INT_EN_FS_MASK (0x1 << 12) >> +#define SENINF4_CSI2_INT_EN_LS_SHIFT 13 >> +#define SENINF4_CSI2_INT_EN_LS_MASK (0x1 << 13) >> +#define SENINF4_CSI2_INT_EN_GS_SHIFT 14 >> +#define SENINF4_CSI2_INT_EN_GS_MASK (0x1 << 14) >> +#define SENINF4_CSI2_INT_EN_FE_SHIFT 15 >> +#define SENINF4_CSI2_INT_EN_FE_MASK (0x1 << 15) >> +#define SENINF4_CSI2_INT_EN_ERR_FRAME_SYNC_S0_SHIFT 16 >> +#define SENINF4_CSI2_INT_EN_ERR_FRAME_SYNC_S0_MASK (0x1 << 16) >> +#define SENINF4_CSI2_INT_EN_ERR_FRAME_SYNC_S1_SHIFT 17 >> +#define SENINF4_CSI2_INT_EN_ERR_FRAME_SYNC_S1_MASK (0x1 << 17) >> +#define SENINF4_CSI2_INT_EN_ERR_FRAME_SYNC_S2_SHIFT 18 >> +#define SENINF4_CSI2_INT_EN_ERR_FRAME_SYNC_S2_MASK (0x1 << 18) >> +#define SENINF4_CSI2_INT_EN_ERR_FRAME_SYNC_S3_SHIFT 19 >> +#define SENINF4_CSI2_INT_EN_ERR_FRAME_SYNC_S3_MASK (0x1 << 19) >> +#define SENINF4_CSI2_INT_EN_ERR_FRAME_SYNC_S4_SHIFT 20 >> +#define SENINF4_CSI2_INT_EN_ERR_FRAME_SYNC_S4_MASK (0x1 << 20) >> +#define SENINF4_CSI2_INT_EN_ERR_FRAME_SYNC_S5_SHIFT 21 >> +#define SENINF4_CSI2_INT_EN_ERR_FRAME_SYNC_S5_MASK (0x1 << 21) >> +#define SENINF4_CSI2_INT_EN_ERR_LANE_RESYNC_SHIFT 22 >> +#define SENINF4_CSI2_INT_EN_ERR_LANE_RESYNC_MASK (0x1 << 22) >> +#define SENINF4_CSI2_INT_EN_ERR_FRAME_SYNC_S6_SHIFT 23 >> +#define SENINF4_CSI2_INT_EN_ERR_FRAME_SYNC_S6_MASK (0x1 << 23) >> +#define SENINF4_CSI2_INT_EN_ERR_FRAME_SYNC_S7_SHIFT 24 >> +#define SENINF4_CSI2_INT_EN_ERR_FRAME_SYNC_S7_MASK (0x1 << 24) >> +#define SENINF4_CSI2_INT_EN_TRIO0_ESCAPE_CODE_DETECT_SHIFT 26 >> +#define SENINF4_CSI2_INT_EN_TRIO0_ESCAPE_CODE_DETECT_MASK (0x1 << 26) >> +#define SENINF4_CSI2_INT_EN_TRIO1_ESCAPE_CODE_DETECT_SHIFT 27 >> +#define SENINF4_CSI2_INT_EN_TRIO1_ESCAPE_CODE_DETECT_MASK (0x1 << 27) >> +#define SENINF4_CSI2_INT_EN_TRIO2_ESCAPE_CODE_DETECT_SHIFT 28 >> +#define SENINF4_CSI2_INT_EN_TRIO2_ESCAPE_CODE_DETECT_MASK (0x1 << 28) >> +#define SENINF4_CSI2_INT_EN_TRIO3_ESCAPE_CODE_DETECT_SHIFT 29 >> +#define SENINF4_CSI2_INT_EN_TRIO3_ESCAPE_CODE_DETECT_MASK (0x1 << 29) >> +#define SENINF4_CSI2_INT_EN_MERGE_FIFO_AF_SHIFT 30 >> +#define SENINF4_CSI2_INT_EN_MERGE_FIFO_AF_MASK (0x1 << 30) >> +#define SENINF4_CSI2_INT_EN_INT_WCLR_EN_SHIFT 31 >> +#define SENINF4_CSI2_INT_EN_INT_WCLR_EN_MASK (0x1 << 31) >> +#define SENINF4_CSI2_INT_STATUS 0x3A14 >> +#define SENINF4_CSI2_INT_STATUS_ERR_FRAME_SYNC_STA_SHIFT 0 >> +#define SENINF4_CSI2_INT_STATUS_ERR_FRAME_SYNC_STA_MASK (0x1 << 0) >> +#define SENINF4_CSI2_INT_STATUS_ERR_ID_STA_SHIFT 1 >> +#define SENINF4_CSI2_INT_STATUS_ERR_ID_STA_MASK (0x1 << 1) >> +#define SENINF4_CSI2_INT_STATUS_ERR_ECC_NO_ERROR_STA_SHIFT 2 >> +#define SENINF4_CSI2_INT_STATUS_ERR_ECC_NO_ERROR_STA_MASK (0x1 << 2) >> +#define SENINF4_CSI2_INT_STATUS_ERR_ECC_CORRECTED_STA_SHIFT 3 >> +#define SENINF4_CSI2_INT_STATUS_ERR_ECC_CORRECTED_STA_MASK (0x1 << 3) >> +#define SENINF4_CSI2_INT_STATUS_ERR_ECC_DOUBLE_STA_SHIFT 4 >> +#define SENINF4_CSI2_INT_STATUS_ERR_ECC_DOUBLE_STA_MASK (0x1 << 4) >> +#define SENINF4_CSI2_INT_STATUS_ERR_CRC_STA_SHIFT 5 >> +#define SENINF4_CSI2_INT_STATUS_ERR_CRC_STA_MASK (0x1 << 5) >> +#define SENINF4_CSI2_INT_STATUS_ERR_MULTI_LANE_SYNC_STA_SHIFT 7 >> +#define SENINF4_CSI2_INT_STATUS_ERR_MULTI_LANE_SYNC_STA_MASK (0x1 << 7) >> +#define SENINF4_CSI2_INT_STATUS_ERR_SOT_SYNC_HS_LNRD0_STA_SHIFT 8 >> +#define SENINF4_CSI2_INT_STATUS_ERR_SOT_SYNC_HS_LNRD0_STA_MASK (0x1 << 8) >> +#define SENINF4_CSI2_INT_STATUS_ERR_SOT_SYNC_HS_LNRD1_STA_SHIFT 9 >> +#define SENINF4_CSI2_INT_STATUS_ERR_SOT_SYNC_HS_LNRD1_STA_MASK (0x1 << 9) >> +#define SENINF4_CSI2_INT_STATUS_ERR_SOT_SYNC_HS_LNRD2_STA_SHIFT 10 >> +#define SENINF4_CSI2_INT_STATUS_ERR_SOT_SYNC_HS_LNRD2_STA_MASK (0x1 << 10) >> +#define SENINF4_CSI2_INT_STATUS_ERR_SOT_SYNC_HS_LNRD3_STA_SHIFT 11 >> +#define SENINF4_CSI2_INT_STATUS_ERR_SOT_SYNC_HS_LNRD3_STA_MASK (0x1 << 11) >> +#define SENINF4_CSI2_INT_STATUS_FS_STA_SHIFT 12 >> +#define SENINF4_CSI2_INT_STATUS_FS_STA_MASK (0x1 << 12) >> +#define SENINF4_CSI2_INT_STATUS_LS_STA_SHIFT 13 >> +#define SENINF4_CSI2_INT_STATUS_LS_STA_MASK (0x1 << 13) >> +#define SENINF4_CSI2_INT_STATUS_GS_STA_SHIFT 14 >> +#define SENINF4_CSI2_INT_STATUS_GS_STA_MASK (0x1 << 14) >> +#define SENINF4_CSI2_INT_STATUS_FE_STA_SHIFT 15 >> +#define SENINF4_CSI2_INT_STATUS_FE_STA_MASK (0x1 << 15) >> +#define SENINF4_CSI2_INT_STATUS_ERR_FRAME_SYNC_S0_STA_SHIFT 16 >> +#define SENINF4_CSI2_INT_STATUS_ERR_FRAME_SYNC_S0_STA_MASK (0x1 << 16) >> +#define SENINF4_CSI2_INT_STATUS_ERR_FRAME_SYNC_S1_STA_SHIFT 17 >> +#define SENINF4_CSI2_INT_STATUS_ERR_FRAME_SYNC_S1_STA_MASK (0x1 << 17) >> +#define SENINF4_CSI2_INT_STATUS_ERR_FRAME_SYNC_S2_STA_SHIFT 18 >> +#define SENINF4_CSI2_INT_STATUS_ERR_FRAME_SYNC_S2_STA_MASK (0x1 << 18) >> +#define SENINF4_CSI2_INT_STATUS_ERR_FRAME_SYNC_S3_STA_SHIFT 19 >> +#define SENINF4_CSI2_INT_STATUS_ERR_FRAME_SYNC_S3_STA_MASK (0x1 << 19) >> +#define SENINF4_CSI2_INT_STATUS_ERR_FRAME_SYNC_S4_STA_SHIFT 20 >> +#define SENINF4_CSI2_INT_STATUS_ERR_FRAME_SYNC_S4_STA_MASK (0x1 << 20) >> +#define SENINF4_CSI2_INT_STATUS_ERR_FRAME_SYNC_S5_STA_SHIFT 21 >> +#define SENINF4_CSI2_INT_STATUS_ERR_FRAME_SYNC_S5_STA_MASK (0x1 << 21) >> +#define SENINF4_CSI2_INT_STATUS_ERR_LANE_RESYNC_STA_SHIFT 22 >> +#define SENINF4_CSI2_INT_STATUS_ERR_LANE_RESYNC_STA_MASK (0x1 << 22) >> +#define SENINF4_CSI2_INT_STATUS_ERR_FRAME_SYNC_S6_STA_SHIFT 23 >> +#define SENINF4_CSI2_INT_STATUS_ERR_FRAME_SYNC_S6_STA_MASK (0x1 << 23) >> +#define SENINF4_CSI2_INT_STATUS_ERR_FRAME_SYNC_S7_STA_SHIFT 24 >> +#define SENINF4_CSI2_INT_STATUS_ERR_FRAME_SYNC_S7_STA_MASK (0x1 << 24) >> +#define SENINF4_CSI2_INT_STATUS_TRIO0_ESCAPE_CODE_DETECT_STA_SHIFT 26 >> +#define SENINF4_CSI2_INT_STATUS_TRIO0_ESCAPE_CODE_DETECT_STA_MASK (0x1 << 26) >> +#define SENINF4_CSI2_INT_STATUS_TRIO1_ESCAPE_CODE_DETECT_STA_SHIFT 27 >> +#define SENINF4_CSI2_INT_STATUS_TRIO1_ESCAPE_CODE_DETECT_STA_MASK (0x1 << 27) >> +#define SENINF4_CSI2_INT_STATUS_TRIO2_ESCAPE_CODE_DETECT_STA_SHIFT 28 >> +#define SENINF4_CSI2_INT_STATUS_TRIO2_ESCAPE_CODE_DETECT_STA_MASK (0x1 << 28) >> +#define SENINF4_CSI2_INT_STATUS_TRIO3_ESCAPE_CODE_DETECT_STA_SHIFT 29 >> +#define SENINF4_CSI2_INT_STATUS_TRIO3_ESCAPE_CODE_DETECT_STA_MASK (0x1 << 29) >> +#define SENINF4_CSI2_INT_STATUS_MERGE_FIFO_AF_SHIFT 30 >> +#define SENINF4_CSI2_INT_STATUS_MERGE_FIFO_AF_MASK (0x1 << 30) >> +#define SENINF4_CSI2_DGB_SEL 0x3A18 >> +#define SENINF4_CSI2_DGB_SEL_DEBUG_SEL_SHIFT 0 >> +#define SENINF4_CSI2_DGB_SEL_DEBUG_SEL_MASK (0xff << 0) >> +#define SENINF4_CSI2_DGB_SEL_DEBUG_EN_SHIFT 31 >> +#define SENINF4_CSI2_DGB_SEL_DEBUG_EN_MASK (0x1 << 31) >> +#define SENINF4_CSI2_DBG_PORT 0x3A1C >> +#define SENINF4_CSI2_DBG_PORT_CTL_DBG_PORT_SHIFT 0 >> +#define SENINF4_CSI2_DBG_PORT_CTL_DBG_PORT_MASK (0xffff << 0) >> +#define SENINF4_CSI2_SPARE0 0x3A20 >> +#define SENINF4_CSI2_SPARE0_SPARE0_SHIFT 0 >> +#define SENINF4_CSI2_SPARE0_SPARE0_MASK (0xffffffff << 0) >> +#define SENINF4_CSI2_SPARE1 0x3A24 >> +#define SENINF4_CSI2_SPARE1_SPARE1_SHIFT 0 >> +#define SENINF4_CSI2_SPARE1_SPARE1_MASK (0xffffffff << 0) >> +#define SENINF4_CSI2_LNRC_FSM 0x3A28 >> +#define SENINF4_CSI2_LNRC_FSM_LNRC_RX_FSM_SHIFT 0 >> +#define SENINF4_CSI2_LNRC_FSM_LNRC_RX_FSM_MASK (0x3f << 0) >> +#define SENINF4_CSI2_LNRD_FSM 0x3A2C >> +#define SENINF4_CSI2_LNRD_FSM_LNRD0_RX_FSM_SHIFT 0 >> +#define SENINF4_CSI2_LNRD_FSM_LNRD0_RX_FSM_MASK (0x7f << 0) >> +#define SENINF4_CSI2_LNRD_FSM_LNRD1_RX_FSM_SHIFT 8 >> +#define SENINF4_CSI2_LNRD_FSM_LNRD1_RX_FSM_MASK (0x7f << 8) >> +#define SENINF4_CSI2_LNRD_FSM_LNRD2_RX_FSM_SHIFT 16 >> +#define SENINF4_CSI2_LNRD_FSM_LNRD2_RX_FSM_MASK (0x7f << 16) >> +#define SENINF4_CSI2_LNRD_FSM_LNRD3_RX_FSM_SHIFT 24 >> +#define SENINF4_CSI2_LNRD_FSM_LNRD3_RX_FSM_MASK (0x7f << 24) >> +#define SENINF4_CSI2_FRAME_LINE_NUM 0x3A30 >> +#define SENINF4_CSI2_FRAME_LINE_NUM_FRAME_NUM_SHIFT 0 >> +#define SENINF4_CSI2_FRAME_LINE_NUM_FRAME_NUM_MASK (0xffff << 0) >> +#define SENINF4_CSI2_FRAME_LINE_NUM_LINE_NUM_SHIFT 16 >> +#define SENINF4_CSI2_FRAME_LINE_NUM_LINE_NUM_MASK (0xffff << 16) >> +#define SENINF4_CSI2_GENERIC_SHORT 0x3A34 >> +#define SENINF4_CSI2_GENERIC_SHORT_GENERIC_SHORT_PACKET_DT_SHIFT 0 >> +#define SENINF4_CSI2_GENERIC_SHORT_GENERIC_SHORT_PACKET_DT_MASK (0x3f << 0) >> +#define SENINF4_CSI2_GENERIC_SHORT_GENERIC_SHORT_PACKET_DATA_SHIFT 16 >> +#define SENINF4_CSI2_GENERIC_SHORT_GENERIC_SHORT_PACKET_DATA_MASK \ >> +(0xffff << 16) >> +#define SENINF4_CSI2_HSRX_DBG 0x3A38 >> +#define SENINF4_CSI2_HSRX_DBG_DATA_LANE0_HSRX_EN_SHIFT 0 >> +#define SENINF4_CSI2_HSRX_DBG_DATA_LANE0_HSRX_EN_MASK (0x1 << 0) >> +#define SENINF4_CSI2_HSRX_DBG_DATA_LANE1_HSRX_EN_SHIFT 1 >> +#define SENINF4_CSI2_HSRX_DBG_DATA_LANE1_HSRX_EN_MASK (0x1 << 1) >> +#define SENINF4_CSI2_HSRX_DBG_DATA_LANE2_HSRX_EN_SHIFT 2 >> +#define SENINF4_CSI2_HSRX_DBG_DATA_LANE2_HSRX_EN_MASK (0x1 << 2) >> +#define SENINF4_CSI2_HSRX_DBG_DATA_LANE3_HSRX_EN_SHIFT 3 >> +#define SENINF4_CSI2_HSRX_DBG_DATA_LANE3_HSRX_EN_MASK (0x1 << 3) >> +#define SENINF4_CSI2_HSRX_DBG_CLOCK_LANE_HSRX_EN_SHIFT 4 >> +#define SENINF4_CSI2_HSRX_DBG_CLOCK_LANE_HSRX_EN_MASK (0x1 << 4) >> +#define SENINF4_CSI2_DI 0x3A3C >> +#define SENINF4_CSI2_DI_VC0_SHIFT 0 >> +#define SENINF4_CSI2_DI_VC0_MASK (0x3 << 0) >> +#define SENINF4_CSI2_DI_DT0_SHIFT 2 >> +#define SENINF4_CSI2_DI_DT0_MASK (0x3f << 2) >> +#define SENINF4_CSI2_DI_VC1_SHIFT 8 >> +#define SENINF4_CSI2_DI_VC1_MASK (0x3 << 8) >> +#define SENINF4_CSI2_DI_DT1_SHIFT 10 >> +#define SENINF4_CSI2_DI_DT1_MASK (0x3f << 10) >> +#define SENINF4_CSI2_DI_VC2_SHIFT 16 >> +#define SENINF4_CSI2_DI_VC2_MASK (0x3 << 16) >> +#define SENINF4_CSI2_DI_DT2_SHIFT 18 >> +#define SENINF4_CSI2_DI_DT2_MASK (0x3f << 18) >> +#define SENINF4_CSI2_DI_VC3_SHIFT 24 >> +#define SENINF4_CSI2_DI_VC3_MASK (0x3 << 24) >> +#define SENINF4_CSI2_DI_DT3_SHIFT 26 >> +#define SENINF4_CSI2_DI_DT3_MASK (0x3f << 26) >> +#define SENINF4_CSI2_HS_TRAIL 0x3A40 >> +#define SENINF4_CSI2_HS_TRAIL_HS_TRAIL_PARAMETER_SHIFT 0 >> +#define SENINF4_CSI2_HS_TRAIL_HS_TRAIL_PARAMETER_MASK (0xff << 0) >> +#define SENINF4_CSI2_DI_CTRL 0x3A44 >> +#define SENINF4_CSI2_DI_CTRL_VC0_INTERLEAVING_SHIFT 0 >> +#define SENINF4_CSI2_DI_CTRL_VC0_INTERLEAVING_MASK (0x1 << 0) >> +#define SENINF4_CSI2_DI_CTRL_DT0_INTERLEAVING_SHIFT 1 >> +#define SENINF4_CSI2_DI_CTRL_DT0_INTERLEAVING_MASK (0x3 << 1) >> +#define SENINF4_CSI2_DI_CTRL_VC1_INTERLEAVING_SHIFT 8 >> +#define SENINF4_CSI2_DI_CTRL_VC1_INTERLEAVING_MASK (0x1 << 8) >> +#define SENINF4_CSI2_DI_CTRL_DT1_INTERLEAVING_SHIFT 9 >> +#define SENINF4_CSI2_DI_CTRL_DT1_INTERLEAVING_MASK (0x3 << 9) >> +#define SENINF4_CSI2_DI_CTRL_VC2_INTERLEAVING_SHIFT 16 >> +#define SENINF4_CSI2_DI_CTRL_VC2_INTERLEAVING_MASK (0x1 << 16) >> +#define SENINF4_CSI2_DI_CTRL_DT2_INTERLEAVING_SHIFT 17 >> +#define SENINF4_CSI2_DI_CTRL_DT2_INTERLEAVING_MASK (0x3 << 17) >> +#define SENINF4_CSI2_DI_CTRL_VC3_INTERLEAVING_SHIFT 24 >> +#define SENINF4_CSI2_DI_CTRL_VC3_INTERLEAVING_MASK (0x1 << 24) >> +#define SENINF4_CSI2_DI_CTRL_DT3_INTERLEAVING_SHIFT 25 >> +#define SENINF4_CSI2_DI_CTRL_DT3_INTERLEAVING_MASK (0x3 << 25) >> +#define SENINF4_CSI2_DETECT_CON1 0x3A4C >> +#define SENINF4_CSI2_DETECT_CON1_DETECT_SYNC_DISABLE_SHIFT 0 >> +#define SENINF4_CSI2_DETECT_CON1_DETECT_SYNC_DISABLE_MASK (0x1 << 0) >> +#define SENINF4_CSI2_DETECT_CON1_DETECT_SYNC_MASK_SHIFT 1 >> +#define SENINF4_CSI2_DETECT_CON1_DETECT_SYNC_MASK_MASK (0x7f << 1) >> +#define SENINF4_CSI2_DETECT_CON1_SYNC_WORD_SHIFT 8 >> +#define SENINF4_CSI2_DETECT_CON1_SYNC_WORD_MASK (0x1fffff << 8) >> +#define SENINF4_CSI2_DETECT_CON2 0x3A50 >> +#define SENINF4_CSI2_DETECT_CON2_DETECT_ESCAPE_DISABLE_SHIFT 0 >> +#define SENINF4_CSI2_DETECT_CON2_DETECT_ESCAPE_DISABLE_MASK (0x1 << 0) >> +#define SENINF4_CSI2_DETECT_CON2_DETECT_ESCAPE_MASK_SHIFT 1 >> +#define SENINF4_CSI2_DETECT_CON2_DETECT_ESCAPE_MASK_MASK (0x7f << 1) >> +#define SENINF4_CSI2_DETECT_CON2_ESCAPE_WORD_SHIFT 8 >> +#define SENINF4_CSI2_DETECT_CON2_ESCAPE_WORD_MASK (0x1fffff << 8) >> +#define SENINF4_CSI2_DETECT_CON3 0x3A54 >> +#define SENINF4_CSI2_DETECT_CON3_DETECT_POST_DISABLE_SHIFT 0 >> +#define SENINF4_CSI2_DETECT_CON3_DETECT_POST_DISABLE_MASK (0x1 << 0) >> +#define SENINF4_CSI2_DETECT_CON3_DETECT_POST_MASK_SHIFT 1 >> +#define SENINF4_CSI2_DETECT_CON3_DETECT_POST_MASK_MASK (0x7f << 1) >> +#define SENINF4_CSI2_DETECT_CON3_POST_WORD_SHIFT 8 >> +#define SENINF4_CSI2_DETECT_CON3_POST_WORD_MASK (0x1fffff << 8) >> +#define SENINF4_CSI2_RLR0_CON0 0x3A58 >> +#define SENINF4_CSI2_RLR0_CON0_RLR0_PRBS_PATTERN_SEL_SHIFT 0 >> +#define SENINF4_CSI2_RLR0_CON0_RLR0_PRBS_PATTERN_SEL_MASK (0xff << 0) >> +#define SENINF4_CSI2_RLR0_CON0_RLR0_PRBS_SEED_0_SHIFT 8 >> +#define SENINF4_CSI2_RLR0_CON0_RLR0_PRBS_SEED_0_MASK (0xff << 8) >> +#define SENINF4_CSI2_RLR0_CON0_RLR0_PRBS_SEED_1_SHIFT 16 >> +#define SENINF4_CSI2_RLR0_CON0_RLR0_PRBS_SEED_1_MASK (0xff << 16) >> +#define SENINF4_CSI2_RLR0_CON0_RLR0_PRBS_SEED_2_SHIFT 24 >> +#define SENINF4_CSI2_RLR0_CON0_RLR0_PRBS_SEED_2_MASK (0xff << 24) >> +#define SENINF4_CSI2_RLR1_CON0 0x3A5C >> +#define SENINF4_CSI2_RLR1_CON0_RLR1_PRBS_PATTERN_SEL_SHIFT 0 >> +#define SENINF4_CSI2_RLR1_CON0_RLR1_PRBS_PATTERN_SEL_MASK (0xff << 0) >> +#define SENINF4_CSI2_RLR1_CON0_RLR1_PRBS_SEED_0_SHIFT 8 >> +#define SENINF4_CSI2_RLR1_CON0_RLR1_PRBS_SEED_0_MASK (0xff << 8) >> +#define SENINF4_CSI2_RLR1_CON0_RLR1_PRBS_SEED_1_SHIFT 16 >> +#define SENINF4_CSI2_RLR1_CON0_RLR1_PRBS_SEED_1_MASK (0xff << 16) >> +#define SENINF4_CSI2_RLR1_CON0_RLR1_PRBS_SEED_2_SHIFT 24 >> +#define SENINF4_CSI2_RLR1_CON0_RLR1_PRBS_SEED_2_MASK (0xff << 24) >> +#define SENINF4_CSI2_RLR2_CON0 0x3A60 >> +#define SENINF4_CSI2_RLR2_CON0_RLR2_PRBS_PATTERN_SEL_SHIFT 0 >> +#define SENINF4_CSI2_RLR2_CON0_RLR2_PRBS_PATTERN_SEL_MASK (0xff << 0) >> +#define SENINF4_CSI2_RLR2_CON0_RLR2_PRBS_SEED_0_SHIFT 8 >> +#define SENINF4_CSI2_RLR2_CON0_RLR2_PRBS_SEED_0_MASK (0xff << 8) >> +#define SENINF4_CSI2_RLR2_CON0_RLR2_PRBS_SEED_1_SHIFT 16 >> +#define SENINF4_CSI2_RLR2_CON0_RLR2_PRBS_SEED_1_MASK (0xff << 16) >> +#define SENINF4_CSI2_RLR2_CON0_RLR2_PRBS_SEED_2_SHIFT 24 >> +#define SENINF4_CSI2_RLR2_CON0_RLR2_PRBS_SEED_2_MASK (0xff << 24) >> +#define SENINF4_CSI2_RLR_CON0 0x3A64 >> +#define SENINF4_CSI2_RLR_CON0_RLRN_PRBS_PATTERN_SEL_SHIFT 0 >> +#define SENINF4_CSI2_RLR_CON0_RLRN_PRBS_PATTERN_SEL_MASK (0xff << 0) >> +#define SENINF4_CSI2_RLR_CON0_RLRN_PRBS_SEED_0_SHIFT 8 >> +#define SENINF4_CSI2_RLR_CON0_RLRN_PRBS_SEED_0_MASK (0xff << 8) >> +#define SENINF4_CSI2_RLR_CON0_RLRN_PRBS_SEED_1_SHIFT 16 >> +#define SENINF4_CSI2_RLR_CON0_RLRN_PRBS_SEED_1_MASK (0xff << 16) >> +#define SENINF4_CSI2_RLR_CON0_RLRN_PRBS_SEED_2_SHIFT 24 >> +#define SENINF4_CSI2_RLR_CON0_RLRN_PRBS_SEED_2_MASK (0xff << 24) >> +#define SENINF4_CSI2_MUX_CON 0x3A68 >> +#define SENINF4_CSI2_MUX_CON_DPHY_RX_EXTERNAL_EN_SHIFT 0 >> +#define SENINF4_CSI2_MUX_CON_DPHY_RX_EXTERNAL_EN_MASK (0x1 << 0) >> +#define SENINF4_CSI2_MUX_CON_CPHY_TX_EXTERNAL_EN_SHIFT 1 >> +#define SENINF4_CSI2_MUX_CON_CPHY_TX_EXTERNAL_EN_MASK (0x1 << 1) >> +#define SENINF4_CSI2_MUX_CON_CPHY_RX_EXTERNAL_EN_SHIFT 2 >> +#define SENINF4_CSI2_MUX_CON_CPHY_RX_EXTERNAL_EN_MASK (0x1 << 2) >> +#define SENINF4_CSI2_MUX_CON_RLR_PATTERN_DELAY_EN_SHIFT 3 >> +#define SENINF4_CSI2_MUX_CON_RLR_PATTERN_DELAY_EN_MASK (0x1 << 3) >> +#define SENINF4_CSI2_MUX_CON_POST_PACKET_IGNORE_EN_SHIFT 4 >> +#define SENINF4_CSI2_MUX_CON_POST_PACKET_IGNORE_EN_MASK (0x1 << 4) >> +#define SENINF4_CSI2_DETECT_DBG0 0x3A6C >> +#define SENINF4_CSI2_DETECT_DBG0_DETECT_SYNC_LANE0_ST_SHIFT 0 >> +#define SENINF4_CSI2_DETECT_DBG0_DETECT_SYNC_LANE0_ST_MASK (0x1 << 0) >> +#define SENINF4_CSI2_DETECT_DBG0_DETECT_ESCAPE_LANE0_ST_SHIFT 1 >> +#define SENINF4_CSI2_DETECT_DBG0_DETECT_ESCAPE_LANE0_ST_MASK (0x1 << 1) >> +#define SENINF4_CSI2_DETECT_DBG0_DETECT_POST_LANE0_ST_SHIFT 2 >> +#define SENINF4_CSI2_DETECT_DBG0_DETECT_POST_LANE0_ST_MASK (0x1 << 2) >> +#define SENINF4_CSI2_DETECT_DBG0_POSITION_SYNC_LANE0_ST_SHIFT 3 >> +#define SENINF4_CSI2_DETECT_DBG0_POSITION_SYNC_LANE0_ST_MASK (0xf << 3) >> +#define SENINF4_CSI2_DETECT_DBG0_POSITION_ESCAPE_LANE0_ST_SHIFT 7 >> +#define SENINF4_CSI2_DETECT_DBG0_POSITION_ESCAPE_LANE0_ST_MASK (0xf << 7) >> +#define SENINF4_CSI2_DETECT_DBG0_DETECT_SYNC_LANE1_ST_SHIFT 12 >> +#define SENINF4_CSI2_DETECT_DBG0_DETECT_SYNC_LANE1_ST_MASK (0x1 << 12) >> +#define SENINF4_CSI2_DETECT_DBG0_DETECT_ESCAPE_LANE1_ST_SHIFT 13 >> +#define SENINF4_CSI2_DETECT_DBG0_DETECT_ESCAPE_LANE1_ST_MASK (0x1 << 13) >> +#define SENINF4_CSI2_DETECT_DBG0_DETECT_POST_LANE1_ST_SHIFT 14 >> +#define SENINF4_CSI2_DETECT_DBG0_DETECT_POST_LANE1_ST_MASK (0x1 << 14) >> +#define SENINF4_CSI2_DETECT_DBG0_POSITION_SYNC_LANE1_ST_SHIFT 15 >> +#define SENINF4_CSI2_DETECT_DBG0_POSITION_SYNC_LANE1_ST_MASK (0xf << 15) >> +#define SENINF4_CSI2_DETECT_DBG0_POSITION_ESCAPE_LANE1_ST_SHIFT 19 >> +#define SENINF4_CSI2_DETECT_DBG0_POSITION_ESCAPE_LANE1_ST_MASK (0xf << 19) >> +#define SENINF4_CSI2_DETECT_DBG0_DETECT_SYNC_LANE2_ST_SHIFT 24 >> +#define SENINF4_CSI2_DETECT_DBG0_DETECT_SYNC_LANE2_ST_MASK (0x1 << 24) >> +#define SENINF4_CSI2_DETECT_DBG0_DETECT_ESCAPE_LANE2_ST_SHIFT 25 >> +#define SENINF4_CSI2_DETECT_DBG0_DETECT_ESCAPE_LANE2_ST_MASK (0x1 << 25) >> +#define SENINF4_CSI2_DETECT_DBG0_DETECT_POST_LANE2_ST_SHIFT 26 >> +#define SENINF4_CSI2_DETECT_DBG0_DETECT_POST_LANE2_ST_MASK (0x1 << 26) >> +#define SENINF4_CSI2_DETECT_DBG0_POSITION_SYNC_LANE2_ST_SHIFT 27 >> +#define SENINF4_CSI2_DETECT_DBG0_POSITION_SYNC_LANE2_ST_MASK (0xf << 27) >> +#define SENINF4_CSI2_DETECT_DBG1 0x3A70 >> +#define SENINF4_CSI2_DETECT_DBG1_POSITION_ESCAPE_LANE2_ST_SHIFT 0 >> +#define SENINF4_CSI2_DETECT_DBG1_POSITION_ESCAPE_LANE2_ST_MASK (0xf << 0) >> +#define SENINF4_CSI2_RESYNC_MERGE_CTL 0x3A74 >> +#define SENINF4_CSI2_RESYNC_MERGE_CTL_CPHY_LANE_RESYNC_CNT_SHIFT 0 >> +#define SENINF4_CSI2_RESYNC_MERGE_CTL_CPHY_LANE_RESYNC_CNT_MASK (0x7 << 0) >> +#define SENINF4_CSI2_RESYNC_MERGE_CTL_LANE_RESYNC_FLUSH_EN_SHIFT 8 >> +#define SENINF4_CSI2_RESYNC_MERGE_CTL_LANE_RESYNC_FLUSH_EN_MASK (0x1 << 8) >> +#define SENINF4_CSI2_RESYNC_MERGE_CTL_LANE_RESYNC_DATAOUT_OPTION_SHIFT 9 >> +#define SENINF4_CSI2_RESYNC_MERGE_CTL_LANE_RESYNC_DATAOUT_OPTION_MASK \ >> +(0x1 << 9) >> +#define SENINF4_CSI2_RESYNC_MERGE_CTL_BYPASS_LANE_RESYNC_SHIFT 10 >> +#define SENINF4_CSI2_RESYNC_MERGE_CTL_BYPASS_LANE_RESYNC_MASK (0x1 << 10) >> +#define SENINF4_CSI2_RESYNC_MERGE_CTL_CDPHY_SEL_SHIFT 11 >> +#define SENINF4_CSI2_RESYNC_MERGE_CTL_CDPHY_SEL_MASK (0x1 << 11) >> +#define SENINF4_CSI2_CTRL_TRIO_MUX 0x3A78 >> +#define SENINF4_CSI2_CTRL_TRIO_MUX_TRIO0_MUX_SHIFT 0 >> +#define SENINF4_CSI2_CTRL_TRIO_MUX_TRIO0_MUX_MASK (0x7 << 0) >> +#define SENINF4_CSI2_CTRL_TRIO_MUX_TRIO1_MUX_SHIFT 3 >> +#define SENINF4_CSI2_CTRL_TRIO_MUX_TRIO1_MUX_MASK (0x7 << 3) >> +#define SENINF4_CSI2_CTRL_TRIO_MUX_TRIO2_MUX_SHIFT 6 >> +#define SENINF4_CSI2_CTRL_TRIO_MUX_TRIO2_MUX_MASK (0x7 << 6) >> +#define SENINF4_CSI2_CTRL_TRIO_MUX_TRIO3_MUX_SHIFT 9 >> +#define SENINF4_CSI2_CTRL_TRIO_MUX_TRIO3_MUX_MASK (0x7 << 9) >> +#define SENINF4_CSI2_CTRL_TRIO_CON 0x3A7C >> +#define SENINF4_CSI2_CTRL_TRIO_CON_TRIO0_LPRX_EN_SHIFT 0 >> +#define SENINF4_CSI2_CTRL_TRIO_CON_TRIO0_LPRX_EN_MASK (0x1 << 0) >> +#define SENINF4_CSI2_CTRL_TRIO_CON_TRIO0_HSRX_EN_SHIFT 1 >> +#define SENINF4_CSI2_CTRL_TRIO_CON_TRIO0_HSRX_EN_MASK (0x1 << 1) >> +#define SENINF4_CSI2_CTRL_TRIO_CON_TRIO1_LPRX_EN_SHIFT 2 >> +#define SENINF4_CSI2_CTRL_TRIO_CON_TRIO1_LPRX_EN_MASK (0x1 << 2) >> +#define SENINF4_CSI2_CTRL_TRIO_CON_TRIO1_HSRX_EN_SHIFT 3 >> +#define SENINF4_CSI2_CTRL_TRIO_CON_TRIO1_HSRX_EN_MASK (0x1 << 3) >> +#define SENINF4_CSI2_CTRL_TRIO_CON_TRIO2_LPRX_EN_SHIFT 4 >> +#define SENINF4_CSI2_CTRL_TRIO_CON_TRIO2_LPRX_EN_MASK (0x1 << 4) >> +#define SENINF4_CSI2_CTRL_TRIO_CON_TRIO2_HSRX_EN_SHIFT 5 >> +#define SENINF4_CSI2_CTRL_TRIO_CON_TRIO2_HSRX_EN_MASK (0x1 << 5) >> +#define SENINF4_CSI2_CTRL_TRIO_CON_TRIO3_LPRX_EN_SHIFT 6 >> +#define SENINF4_CSI2_CTRL_TRIO_CON_TRIO3_LPRX_EN_MASK (0x1 << 6) >> +#define SENINF4_CSI2_CTRL_TRIO_CON_TRIO3_HSRX_EN_SHIFT 7 >> +#define SENINF4_CSI2_CTRL_TRIO_CON_TRIO3_HSRX_EN_MASK (0x1 << 7) >> +#define SENINF4_FIX_ADDR_CPHY0_DBG 0x3A80 >> +#define SENINF4_FIX_ADDR_CPHY0_DBG_ERROR_COUNT_CPHY0_SHIFT 16 >> +#define SENINF4_FIX_ADDR_CPHY0_DBG_ERROR_COUNT_CPHY0_MASK (0xff << 16) >> +#define SENINF4_FIX_ADDR_CPHY0_DBG_WORD_COUNT_OVER_FLOAT_CPHY0_SHIFT 24 >> +#define SENINF4_FIX_ADDR_CPHY0_DBG_WORD_COUNT_OVER_FLOAT_CPHY0_MASK (0x1 << 24) >> +#define SENINF4_FIX_ADDR_CPHY1_DBG 0x3A84 >> +#define SENINF4_FIX_ADDR_CPHY1_DBG_ERROR_COUNT_CPHY1_SHIFT 16 >> +#define SENINF4_FIX_ADDR_CPHY1_DBG_ERROR_COUNT_CPHY1_MASK (0xff << 16) >> +#define SENINF4_FIX_ADDR_CPHY1_DBG_WORD_COUNT_OVER_FLOAT_CPHY1_SHIFT 24 >> +#define SENINF4_FIX_ADDR_CPHY1_DBG_WORD_COUNT_OVER_FLOAT_CPHY1_MASK (0x1 << 24) >> +#define SENINF4_FIX_ADDR_CPHY2_DBG 0x3A88 >> +#define SENINF4_FIX_ADDR_CPHY2_DBG_ERROR_COUNT_CPHY2_SHIFT 16 >> +#define SENINF4_FIX_ADDR_CPHY2_DBG_ERROR_COUNT_CPHY2_MASK (0xff << 16) >> +#define SENINF4_FIX_ADDR_CPHY2_DBG_WORD_COUNT_OVER_FLOAT_CPHY2_SHIFT 24 >> +#define SENINF4_FIX_ADDR_CPHY2_DBG_WORD_COUNT_OVER_FLOAT_CPHY2_MASK (0x1 << 24) >> +#define SENINF4_FIX_ADDR_DBG 0x3A8C >> +#define SENINF4_FIX_ADDR_DBG_ERROR_COUNT_SHIFT 16 >> +#define SENINF4_FIX_ADDR_DBG_ERROR_COUNT_MASK (0xff << 16) >> +#define SENINF4_FIX_ADDR_DBG_WORD_COUNT_OVER_FLOAT_SHIFT 24 >> +#define SENINF4_FIX_ADDR_DBG_WORD_COUNT_OVER_FLOAT_MASK (0x1 << 24) >> +#define SENINF4_WIRE_STATE_DECODE_CPHY0_DBG0 0x3A90 >> +#define SENINF4_WIRE_STATE_DECODE_CPHY0_DBG0_SYMBOL_STREAM0_CPHY0_SHIFT 0 >> +#define SENINF4_WIRE_STATE_DECODE_CPHY0_DBG0_SYMBOL_STREAM0_CPHY0_MASK \ >> +(0xffffffff << 0) >> +#define SENINF4_WIRE_STATE_DECODE_CPHY0_DBG1 0x3A94 >> +#define SENINF4_WIRE_STATE_DECODE_CPHY0_DBG1_SYMBOL_STREAM1_CPHY0_SHIFT 0 >> +#define SENINF4_WIRE_STATE_DECODE_CPHY0_DBG1_SYMBOL_STREAM1_CPHY0_MASK \ >> +(0x3ff << 0) >> +#define SENINF4_WIRE_STATE_DECODE_CPHY0_DBG1_SYMBOL_STREAM_VALID_CPHY0_SHIFT 10 >> +#define SENINF4_WIRE_STATE_DECODE_CPHY0_DBG1_SYMBOL_STREAM_VALID_CPHY0_MASK \ >> +(0x1 << 10) >> +#define SENINF4_WIRE_STATE_DECODE_CPHY1_DBG0 0x3A98 >> +#define SENINF4_WIRE_STATE_DECODE_CPHY1_DBG0_SYMBOL_STREAM0_CPHY1_SHIFT 0 >> +#define SENINF4_WIRE_STATE_DECODE_CPHY1_DBG0_SYMBOL_STREAM0_CPHY1_MASK \ >> +(0xffffffff << 0) >> +#define SENINF4_WIRE_STATE_DECODE_CPHY1_DBG1 0x3A9C >> +#define SENINF4_WIRE_STATE_DECODE_CPHY1_DBG1_SYMBOL_STREAM1_CPHY1_SHIFT 0 >> +#define SENINF4_WIRE_STATE_DECODE_CPHY1_DBG1_SYMBOL_STREAM1_CPHY1_MASK \ >> +(0x3ff << 0) >> +#define SENINF4_WIRE_STATE_DECODE_CPHY1_DBG1_SYMBOL_STREAM_VALID_CPHY1_SHIFT 10 >> +#define SENINF4_WIRE_STATE_DECODE_CPHY1_DBG1_SYMBOL_STREAM_VALID_CPHY1_MASK \ >> +(0x1 << 10) >> +#define SENINF4_WIRE_STATE_DECODE_CPHY2_DBG0 0x3AA0 >> +#define SENINF4_WIRE_STATE_DECODE_CPHY2_DBG0_SYMBOL_STREAM0_CPHY2_SHIFT 0 >> +#define SENINF4_WIRE_STATE_DECODE_CPHY2_DBG0_SYMBOL_STREAM0_CPHY2_MASK \ >> +(0xffffffff << 0) >> +#define SENINF4_WIRE_STATE_DECODE_CPHY2_DBG1 0x3AA4 >> +#define SENINF4_WIRE_STATE_DECODE_CPHY2_DBG1_SYMBOL_STREAM1_CPHY2_SHIFT 0 >> +#define SENINF4_WIRE_STATE_DECODE_CPHY2_DBG1_SYMBOL_STREAM1_CPHY2_MASK \ >> +(0x3ff << 0) >> +#define SENINF4_WIRE_STATE_DECODE_CPHY2_DBG1_SYMBOL_STREAM_VALID_CPHY2_SHIFT 10 >> +#define SENINF4_WIRE_STATE_DECODE_CPHY2_DBG1_SYMBOL_STREAM_VALID_CPHY2_MASK \ >> +(0x1 << 10) >> +#define SENINF4_SYNC_RESYNC_CTL 0x3AA8 >> +#define SENINF4_SYNC_RESYNC_CTL_SYNC_DETECTION_SEL_SHIFT 0 >> +#define SENINF4_SYNC_RESYNC_CTL_SYNC_DETECTION_SEL_MASK (0x7 << 0) >> +#define SENINF4_SYNC_RESYNC_CTL_FLUSH_VALID_SHIFT 3 >> +#define SENINF4_SYNC_RESYNC_CTL_FLUSH_VALID_MASK (0x1 << 3) >> +#define SENINF4_POST_DETECT_CTL 0x3AAC >> +#define SENINF4_POST_DETECT_CTL_POST_DETECT_DISABLE_SHIFT 0 >> +#define SENINF4_POST_DETECT_CTL_POST_DETECT_DISABLE_MASK (0x1 << 0) >> +#define SENINF4_POST_DETECT_CTL_POST_EN_SHIFT 1 >> +#define SENINF4_POST_DETECT_CTL_POST_EN_MASK (0x1 << 1) >> +#define SENINF4_WIRE_STATE_DECODE_CONFIG 0x3AB0 >> +#define SENINF4_WIRE_STATE_DECODE_CONFIG_INIT_STATE_DECODE_SHIFT 0 >> +#define SENINF4_WIRE_STATE_DECODE_CONFIG_INIT_STATE_DECODE_MASK (0x7 << 0) >> +#define SENINF4_CSI2_CPHY_LNRD_FSM 0x3AB4 >> +#define SENINF4_CSI2_CPHY_LNRD_FSM_TRIO0_RX_FSM_SHIFT 8 >> +#define SENINF4_CSI2_CPHY_LNRD_FSM_TRIO0_RX_FSM_MASK (0x7f << 8) >> +#define SENINF4_CSI2_CPHY_LNRD_FSM_TRIO1_RX_FSM_SHIFT 16 >> +#define SENINF4_CSI2_CPHY_LNRD_FSM_TRIO1_RX_FSM_MASK (0x7f << 16) >> +#define SENINF4_CSI2_CPHY_LNRD_FSM_TRIO2_RX_FSM_SHIFT 24 >> +#define SENINF4_CSI2_CPHY_LNRD_FSM_TRIO2_RX_FSM_MASK (0x7f << 24) >> +#define SENINF4_FIX_ADDR_CPHY0_DBG0 0x3AB8 >> +#define SENINF4_FIX_ADDR_CPHY0_DBG0_WORD_COUNT_CPHY0_DBG0_SHIFT 0 >> +#define SENINF4_FIX_ADDR_CPHY0_DBG0_WORD_COUNT_CPHY0_DBG0_MASK \ >> +(0xffffffff << 0) >> +#define SENINF4_FIX_ADDR_CPHY0_DBG1 0x3ABC >> +#define SENINF4_FIX_ADDR_CPHY0_DBG1_WORD_COUNT_CPHY0_DBG1_SHIFT 0 >> +#define SENINF4_FIX_ADDR_CPHY0_DBG1_WORD_COUNT_CPHY0_DBG1_MASK (0xffff << 0) >> +#define SENINF4_FIX_ADDR_CPHY0_DBG1_ERROR_RECORD_CPHY0_DBG0_SHIFT 16 >> +#define SENINF4_FIX_ADDR_CPHY0_DBG1_ERROR_RECORD_CPHY0_DBG0_MASK \ >> +(0xffff << 16) >> +#define SENINF4_FIX_ADDR_CPHY0_DBG2 0x3AC0 >> +#define SENINF4_FIX_ADDR_CPHY0_DBG2_ERROR_RECORD_CPHY0_DBG1_SHIFT 0 >> +#define SENINF4_FIX_ADDR_CPHY0_DBG2_ERROR_RECORD_CPHY0_DBG1_MASK \ >> +(0xffffffff << 0) >> +#define SENINF4_FIX_ADDR_CPHY1_DBG0 0x3AC4 >> +#define SENINF4_FIX_ADDR_CPHY1_DBG0_WORD_COUNT_CPHY1_DBG0_SHIFT 0 >> +#define SENINF4_FIX_ADDR_CPHY1_DBG0_WORD_COUNT_CPHY1_DBG0_MASK \ >> +(0xffffffff << 0) >> +#define SENINF4_FIX_ADDR_CPHY1_DBG1 0x3AC8 >> +#define SENINF4_FIX_ADDR_CPHY1_DBG1_WORD_COUNT_CPHY1_DBG1_SHIFT 0 >> +#define SENINF4_FIX_ADDR_CPHY1_DBG1_WORD_COUNT_CPHY1_DBG1_MASK \ >> +(0xffff << 0) >> +#define SENINF4_FIX_ADDR_CPHY1_DBG1_ERROR_RECORD_CPHY1_DBG0_SHIFT 16 >> +#define SENINF4_FIX_ADDR_CPHY1_DBG1_ERROR_RECORD_CPHY1_DBG0_MASK \ >> +(0xffff << 16) >> +#define SENINF4_FIX_ADDR_CPHY1_DBG2 0x3ACC >> +#define SENINF4_FIX_ADDR_CPHY1_DBG2_ERROR_RECORD_CPHY1_DBG1_SHIFT 0 >> +#define SENINF4_FIX_ADDR_CPHY1_DBG2_ERROR_RECORD_CPHY1_DBG1_MASK \ >> +(0xffffffff << 0) >> +#define SENINF4_FIX_ADDR_CPHY2_DBG0 0x3AD0 >> +#define SENINF4_FIX_ADDR_CPHY2_DBG0_WORD_COUNT_CPHY2_DBG0_SHIFT 0 >> +#define SENINF4_FIX_ADDR_CPHY2_DBG0_WORD_COUNT_CPHY2_DBG0_MASK \ >> +(0xffffffff << 0) >> +#define SENINF4_FIX_ADDR_CPHY2_DBG1 0x3AD4 >> +#define SENINF4_FIX_ADDR_CPHY2_DBG1_WORD_COUNT_CPHY2_DBG1_SHIFT 0 >> +#define SENINF4_FIX_ADDR_CPHY2_DBG1_WORD_COUNT_CPHY2_DBG1_MASK (0xffff << 0) >> +#define SENINF4_FIX_ADDR_CPHY2_DBG1_ERROR_RECORD_CPHY2_DBG0_SHIFT 16 >> +#define SENINF4_FIX_ADDR_CPHY2_DBG1_ERROR_RECORD_CPHY2_DBG0_MASK \ >> +(0xffff << 16) >> +#define SENINF4_FIX_ADDR_CPHY2_DBG2 0x3AD8 >> +#define SENINF4_FIX_ADDR_CPHY2_DBG2_ERROR_RECORD_CPHY2_DBG1_SHIFT 0 >> +#define SENINF4_FIX_ADDR_CPHY2_DBG2_ERROR_RECORD_CPHY2_DBG1_MASK \ >> +(0xffffffff << 0) >> +#define SENINF4_FIX_ADDR_DBG0 0x3ADC >> +#define SENINF4_FIX_ADDR_DBG0_WORD_COUNT_DBG0_SHIFT 0 >> +#define SENINF4_FIX_ADDR_DBG0_WORD_COUNT_DBG0_MASK (0xffffffff << 0) >> +#define SENINF4_FIX_ADDR_DBG1 0x3AE0 >> +#define SENINF4_FIX_ADDR_DBG1_WORD_COUNT_DBG1_SHIFT 0 >> +#define SENINF4_FIX_ADDR_DBG1_WORD_COUNT_DBG1_MASK (0xffff << 0) >> +#define SENINF4_FIX_ADDR_DBG1_ERROR_RECORD_DBG0_SHIFT 16 >> +#define SENINF4_FIX_ADDR_DBG1_ERROR_RECORD_DBG0_MASK (0xffff << 16) >> +#define SENINF4_FIX_ADDR_DBG2 0x3AE4 >> +#define SENINF4_FIX_ADDR_DBG2_ERROR_RECORD_DBG1_SHIFT 0 >> +#define SENINF4_FIX_ADDR_DBG2_ERROR_RECORD_DBG1_MASK (0xffffffff << 0) >> +#define SENINF4_CSI2_MODE 0x3AE8 >> +#define SENINF4_CSI2_MODE_CSR_CSI2_MODE_SHIFT 0 >> +#define SENINF4_CSI2_MODE_CSR_CSI2_MODE_MASK (0xff << 0) >> +#define SENINF4_CSI2_MODE_CSR_CSI2_HEADER_LEN_SHIFT 8 >> +#define SENINF4_CSI2_MODE_CSR_CSI2_HEADER_LEN_MASK (0x7 << 8) >> +#define SENINF4_CSI2_MODE_CSR_CPHY_DI_POS_SHIFT 16 >> +#define SENINF4_CSI2_MODE_CSR_CPHY_DI_POS_MASK (0xff << 16) >> +#define SENINF4_CSI2_MODE_CSR_CPHY_WC_POS_SHIFT 24 >> +#define SENINF4_CSI2_MODE_CSR_CPHY_WC_POS_MASK (0xff << 24) >> +#define SENINF4_CSI2_DI_EXT 0x3AF0 >> +#define SENINF4_CSI2_DI_EXT_VC4_SHIFT 0 >> +#define SENINF4_CSI2_DI_EXT_VC4_MASK (0x3 << 0) >> +#define SENINF4_CSI2_DI_EXT_DT4_SHIFT 2 >> +#define SENINF4_CSI2_DI_EXT_DT4_MASK (0x3f << 2) >> +#define SENINF4_CSI2_DI_EXT_VC5_SHIFT 8 >> +#define SENINF4_CSI2_DI_EXT_VC5_MASK (0x3 << 8) >> +#define SENINF4_CSI2_DI_EXT_DT5_SHIFT 10 >> +#define SENINF4_CSI2_DI_EXT_DT5_MASK (0x3f << 10) >> +#define SENINF4_CSI2_DI_CTRL_EXT 0x3AF4 >> +#define SENINF4_CSI2_DI_CTRL_EXT_VC4_INTERLEAVING_SHIFT 0 >> +#define SENINF4_CSI2_DI_CTRL_EXT_VC4_INTERLEAVING_MASK (0x1 << 0) >> +#define SENINF4_CSI2_DI_CTRL_EXT_DT4_INTERLEAVING_SHIFT 1 >> +#define SENINF4_CSI2_DI_CTRL_EXT_DT4_INTERLEAVING_MASK (0x3 << 1) >> +#define SENINF4_CSI2_DI_CTRL_EXT_VC5_INTERLEAVING_SHIFT 8 >> +#define SENINF4_CSI2_DI_CTRL_EXT_VC5_INTERLEAVING_MASK (0x1 << 8) >> +#define SENINF4_CSI2_DI_CTRL_EXT_DT5_INTERLEAVING_SHIFT 9 >> +#define SENINF4_CSI2_DI_CTRL_EXT_DT5_INTERLEAVING_MASK (0x3 << 9) >> +#define SENINF4_CSI2_CPHY_LOOPBACK 0x3AF8 >> +#define SENINF4_CSI2_CPHY_LOOPBACK_TRIGGER_SYNC_INIT_SHIFT 0 >> +#define SENINF4_CSI2_CPHY_LOOPBACK_TRIGGER_SYNC_INIT_MASK (0x1 << 0) >> +#define SENINF4_CSI2_CPHY_LOOPBACK_RELEASE_SYNC_INIT_SHIFT 1 >> +#define SENINF4_CSI2_CPHY_LOOPBACK_RELEASE_SYNC_INIT_MASK (0x1 << 1) >> +#define SENINF4_CSI2_PROGSEQ_0 0x3B00 >> +#define SENINF4_CSI2_PROGSEQ_0_PROGSEQ_S0_SHIFT 0 >> +#define SENINF4_CSI2_PROGSEQ_0_PROGSEQ_S0_MASK (0x7 << 0) >> +#define SENINF4_CSI2_PROGSEQ_0_PROGSEQ_S1_SHIFT 4 >> +#define SENINF4_CSI2_PROGSEQ_0_PROGSEQ_S1_MASK (0x7 << 4) >> +#define SENINF4_CSI2_PROGSEQ_0_PROGSEQ_S2_SHIFT 8 >> +#define SENINF4_CSI2_PROGSEQ_0_PROGSEQ_S2_MASK (0x7 << 8) >> +#define SENINF4_CSI2_PROGSEQ_0_PROGSEQ_S3_SHIFT 12 >> +#define SENINF4_CSI2_PROGSEQ_0_PROGSEQ_S3_MASK (0x7 << 12) >> +#define SENINF4_CSI2_PROGSEQ_0_PROGSEQ_S4_SHIFT 16 >> +#define SENINF4_CSI2_PROGSEQ_0_PROGSEQ_S4_MASK (0x7 << 16) >> +#define SENINF4_CSI2_PROGSEQ_0_PROGSEQ_S5_SHIFT 20 >> +#define SENINF4_CSI2_PROGSEQ_0_PROGSEQ_S5_MASK (0x7 << 20) >> +#define SENINF4_CSI2_PROGSEQ_0_PROGSEQ_S6_SHIFT 24 >> +#define SENINF4_CSI2_PROGSEQ_0_PROGSEQ_S6_MASK (0x7 << 24) >> +#define SENINF4_CSI2_PROGSEQ_0_PROGSEQ_S7_SHIFT 28 >> +#define SENINF4_CSI2_PROGSEQ_0_PROGSEQ_S7_MASK (0x7 << 28) >> +#define SENINF4_CSI2_PROGSEQ_1 0x3B04 >> +#define SENINF4_CSI2_PROGSEQ_1_PROGSEQ_S8_SHIFT 0 >> +#define SENINF4_CSI2_PROGSEQ_1_PROGSEQ_S8_MASK (0x7 << 0) >> +#define SENINF4_CSI2_PROGSEQ_1_PROGSEQ_S9_SHIFT 4 >> +#define SENINF4_CSI2_PROGSEQ_1_PROGSEQ_S9_MASK (0x7 << 4) >> +#define SENINF4_CSI2_PROGSEQ_1_PROGSEQ_S10_SHIFT 8 >> +#define SENINF4_CSI2_PROGSEQ_1_PROGSEQ_S10_MASK (0x7 << 8) >> +#define SENINF4_CSI2_PROGSEQ_1_PROGSEQ_S11_SHIFT 12 >> +#define SENINF4_CSI2_PROGSEQ_1_PROGSEQ_S11_MASK (0x7 << 12) >> +#define SENINF4_CSI2_PROGSEQ_1_PROGSEQ_S12_SHIFT 16 >> +#define SENINF4_CSI2_PROGSEQ_1_PROGSEQ_S12_MASK (0x7 << 16) >> +#define SENINF4_CSI2_PROGSEQ_1_PROGSEQ_S13_SHIFT 20 >> +#define SENINF4_CSI2_PROGSEQ_1_PROGSEQ_S13_MASK (0x7 << 20) >> +#define SENINF4_CSI2_INT_EN_EXT 0x3B10 >> +#define SENINF4_CSI2_INT_EN_EXT_DPHY0_RESYNC_FIFO_OVERFLOW_SHIFT 1 >> +#define SENINF4_CSI2_INT_EN_EXT_DPHY0_RESYNC_FIFO_OVERFLOW_MASK (0x1 << 1) >> +#define SENINF4_CSI2_INT_EN_EXT_DPHY1_RESYNC_FIFO_OVERFLOW_SHIFT 2 >> +#define SENINF4_CSI2_INT_EN_EXT_DPHY1_RESYNC_FIFO_OVERFLOW_MASK (0x1 << 2) >> +#define SENINF4_CSI2_INT_EN_EXT_DPHY2_RESYNC_FIFO_OVERFLOW_SHIFT 3 >> +#define SENINF4_CSI2_INT_EN_EXT_DPHY2_RESYNC_FIFO_OVERFLOW_MASK (0x1 << 3) >> +#define SENINF4_CSI2_INT_EN_EXT_DPHY3_RESYNC_FIFO_OVERFLOW_SHIFT 4 >> +#define SENINF4_CSI2_INT_EN_EXT_DPHY3_RESYNC_FIFO_OVERFLOW_MASK (0x1 << 4) >> +#define SENINF4_CSI2_INT_EN_EXT_ERR_SOT_SYNC_HS_TRIO0_SHIFT 8 >> +#define SENINF4_CSI2_INT_EN_EXT_ERR_SOT_SYNC_HS_TRIO0_MASK (0x1 << 8) >> +#define SENINF4_CSI2_INT_EN_EXT_ERR_SOT_SYNC_HS_TRIO1_SHIFT 9 >> +#define SENINF4_CSI2_INT_EN_EXT_ERR_SOT_SYNC_HS_TRIO1_MASK (0x1 << 9) >> +#define SENINF4_CSI2_INT_EN_EXT_ERR_SOT_SYNC_HS_TRIO2_SHIFT 10 >> +#define SENINF4_CSI2_INT_EN_EXT_ERR_SOT_SYNC_HS_TRIO2_MASK (0x1 << 10) >> +#define SENINF4_CSI2_INT_EN_EXT_ERR_SOT_SYNC_HS_TRIO3_SHIFT 11 >> +#define SENINF4_CSI2_INT_EN_EXT_ERR_SOT_SYNC_HS_TRIO3_MASK (0x1 << 11) >> +#define SENINF4_CSI2_INT_EN_EXT_INT_WCLR_EN_SHIFT 31 >> +#define SENINF4_CSI2_INT_EN_EXT_INT_WCLR_EN_MASK (0x1 << 31) >> +#define SENINF4_CSI2_INT_STATUS_EXT 0x3B14 >> +#define SENINF4_CSI2_INT_STATUS_EXT_DPHY0_RESYNC_FIFO_OVERFLOW_STA_SHIFT 1 >> +#define SENINF4_CSI2_INT_STATUS_EXT_DPHY0_RESYNC_FIFO_OVERFLOW_STA_MASK \ >> +(0x1 << 1) >> +#define SENINF4_CSI2_INT_STATUS_EXT_DPHY1_RESYNC_FIFO_OVERFLOW_STA_SHIFT 2 >> +#define SENINF4_CSI2_INT_STATUS_EXT_DPHY1_RESYNC_FIFO_OVERFLOW_STA_MASK \ >> +(0x1 << 2) >> +#define SENINF4_CSI2_INT_STATUS_EXT_DPHY2_RESYNC_FIFO_OVERFLOW_STA_SHIFT 3 >> +#define SENINF4_CSI2_INT_STATUS_EXT_DPHY2_RESYNC_FIFO_OVERFLOW_STA_MASK \ >> +(0x1 << 3) >> +#define SENINF4_CSI2_INT_STATUS_EXT_DPHY3_RESYNC_FIFO_OVERFLOW_STA_SHIFT 4 >> +#define SENINF4_CSI2_INT_STATUS_EXT_DPHY3_RESYNC_FIFO_OVERFLOW_STA_MASK \ >> +(0x1 << 4) >> +#define SENINF4_CSI2_INT_STATUS_EXT_ERR_SOT_SYNC_HS_TRIO0_SHIFT 8 >> +#define SENINF4_CSI2_INT_STATUS_EXT_ERR_SOT_SYNC_HS_TRIO0_MASK (0x1 << 8) >> +#define SENINF4_CSI2_INT_STATUS_EXT_ERR_SOT_SYNC_HS_TRIO1_SHIFT 9 >> +#define SENINF4_CSI2_INT_STATUS_EXT_ERR_SOT_SYNC_HS_TRIO1_MASK (0x1 << 9) >> +#define SENINF4_CSI2_INT_STATUS_EXT_ERR_SOT_SYNC_HS_TRIO2_SHIFT 10 >> +#define SENINF4_CSI2_INT_STATUS_EXT_ERR_SOT_SYNC_HS_TRIO2_MASK (0x1 << 10) >> +#define SENINF4_CSI2_INT_STATUS_EXT_ERR_SOT_SYNC_HS_TRIO3_SHIFT 11 >> +#define SENINF4_CSI2_INT_STATUS_EXT_ERR_SOT_SYNC_HS_TRIO3_MASK (0x1 << 11) >> +#define SENINF4_CSI2_CPHY_FIX_POINT_RST 0x3B18 >> +#define SENINF4_CSI2_CPHY_FIX_POINT_RST_CPHY_FIX_POINT_RST_SHIFT 0 >> +#define SENINF4_CSI2_CPHY_FIX_POINT_RST_CPHY_FIX_POINT_RST_MASK (0x1 << 0) >> +#define SENINF4_CSI2_CPHY_FIX_POINT_RST_CPHY_FIX_POINT_RST_MODE_SHIFT 1 >> +#define SENINF4_CSI2_CPHY_FIX_POINT_RST_CPHY_FIX_POINT_RST_MODE_MASK (0x1 << 1) >> +#define SENINF4_CSI2_RLR3_CON0 0x3B1C >> +#define SENINF4_CSI2_RLR3_CON0_RLR3_PRBS_PATTERN_SEL_SHIFT 0 >> +#define SENINF4_CSI2_RLR3_CON0_RLR3_PRBS_PATTERN_SEL_MASK (0xff << 0) >> +#define SENINF4_CSI2_RLR3_CON0_RLR3_PRBS_SEED_0_SHIFT 8 >> +#define SENINF4_CSI2_RLR3_CON0_RLR3_PRBS_SEED_0_MASK (0xff << 8) >> +#define SENINF4_CSI2_RLR3_CON0_RLR3_PRBS_SEED_1_SHIFT 16 >> +#define SENINF4_CSI2_RLR3_CON0_RLR3_PRBS_SEED_1_MASK (0xff << 16) >> +#define SENINF4_CSI2_RLR3_CON0_RLR3_PRBS_SEED_2_SHIFT 24 >> +#define SENINF4_CSI2_RLR3_CON0_RLR3_PRBS_SEED_2_MASK (0xff << 24) >> +#define SENINF4_CSI2_DPHY_SYNC 0x3B20 >> +#define SENINF4_CSI2_DPHY_SYNC_SYNC_SEQ_MASK_0_SHIFT 0 >> +#define SENINF4_CSI2_DPHY_SYNC_SYNC_SEQ_MASK_0_MASK (0xffff << 0) >> +#define SENINF4_CSI2_DPHY_SYNC_SYNC_SEQ_PAT_0_SHIFT 16 >> +#define SENINF4_CSI2_DPHY_SYNC_SYNC_SEQ_PAT_0_MASK (0xffff << 16) >> +#define SENINF4_CSI2_DESKEW_SYNC 0x3B24 >> +#define SENINF4_CSI2_DESKEW_SYNC_SYNC_SEQ_MASK_1_SHIFT 0 >> +#define SENINF4_CSI2_DESKEW_SYNC_SYNC_SEQ_MASK_1_MASK (0xffff << 0) >> +#define SENINF4_CSI2_DESKEW_SYNC_SYNC_SEQ_PAT_1_SHIFT 16 >> +#define SENINF4_CSI2_DESKEW_SYNC_SYNC_SEQ_PAT_1_MASK (0xffff << 16) >> +#define SENINF4_CSI2_DETECT_DBG2 0x3B28 >> +#define SENINF4_CSI2_DETECT_DBG2_DETECT_SYNC_LANE3_ST_SHIFT 0 >> +#define SENINF4_CSI2_DETECT_DBG2_DETECT_SYNC_LANE3_ST_MASK (0x1 << 0) >> +#define SENINF4_CSI2_DETECT_DBG2_DETECT_ESCAPE_LANE3_ST_SHIFT 1 >> +#define SENINF4_CSI2_DETECT_DBG2_DETECT_ESCAPE_LANE3_ST_MASK (0x1 << 1) >> +#define SENINF4_CSI2_DETECT_DBG2_DETECT_POST_LANE3_ST_SHIFT 2 >> +#define SENINF4_CSI2_DETECT_DBG2_DETECT_POST_LANE3_ST_MASK (0x1 << 2) >> +#define SENINF4_CSI2_DETECT_DBG2_POSITION_SYNC_LANE3_ST_SHIFT 3 >> +#define SENINF4_CSI2_DETECT_DBG2_POSITION_SYNC_LANE3_ST_MASK (0xf << 3) >> +#define SENINF4_CSI2_DETECT_DBG2_POSITION_ESCAPE_LANE3_ST_SHIFT 7 >> +#define SENINF4_CSI2_DETECT_DBG2_POSITION_ESCAPE_LANE3_ST_MASK (0xf << 7) >> +#define SENINF4_FIX_ADDR_CPHY3_DBG0 0x3B30 >> +#define SENINF4_FIX_ADDR_CPHY3_DBG0_WORD_COUNT_CPHY3_DBG0_SHIFT 0 >> +#define SENINF4_FIX_ADDR_CPHY3_DBG0_WORD_COUNT_CPHY3_DBG0_MASK \ >> +(0xffffffff << 0) >> +#define SENINF4_FIX_ADDR_CPHY3_DBG1 0x3B34 >> +#define SENINF4_FIX_ADDR_CPHY3_DBG1_WORD_COUNT_CPHY3_DBG1_SHIFT 0 >> +#define SENINF4_FIX_ADDR_CPHY3_DBG1_WORD_COUNT_CPHY3_DBG1_MASK (0xffff << 0) >> +#define SENINF4_FIX_ADDR_CPHY3_DBG1_ERROR_RECORD_CPHY3_DBG0_SHIFT 16 >> +#define SENINF4_FIX_ADDR_CPHY3_DBG1_ERROR_RECORD_CPHY3_DBG0_MASK (0xffff << 16) >> +#define SENINF4_FIX_ADDR_CPHY3_DBG2 0x3B38 >> +#define SENINF4_FIX_ADDR_CPHY3_DBG2_ERROR_RECORD_CPHY3_DBG1_SHIFT 0 >> +#define SENINF4_FIX_ADDR_CPHY3_DBG2_ERROR_RECORD_CPHY3_DBG1_MASK \ >> +(0xffffffff << 0) >> +#define SENINF4_CSI2_DI_EXT_2 0x3B3C >> +#define SENINF4_CSI2_DI_EXT_2_VC6_SHIFT 0 >> +#define SENINF4_CSI2_DI_EXT_2_VC6_MASK (0x3 << 0) >> +#define SENINF4_CSI2_DI_EXT_2_DT6_SHIFT 2 >> +#define SENINF4_CSI2_DI_EXT_2_DT6_MASK (0x3f << 2) >> +#define SENINF4_CSI2_DI_EXT_2_VC7_SHIFT 8 >> +#define SENINF4_CSI2_DI_EXT_2_VC7_MASK (0x3 << 8) >> +#define SENINF4_CSI2_DI_EXT_2_DT7_SHIFT 10 >> +#define SENINF4_CSI2_DI_EXT_2_DT7_MASK (0x3f << 10) >> +#define SENINF4_CSI2_DI_CTRL_EXT_2 0x3B40 >> +#define SENINF4_CSI2_DI_CTRL_EXT_2_VC6_INTERLEAVING_SHIFT 0 >> +#define SENINF4_CSI2_DI_CTRL_EXT_2_VC6_INTERLEAVING_MASK (0x1 << 0) >> +#define SENINF4_CSI2_DI_CTRL_EXT_2_DT6_INTERLEAVING_SHIFT 1 >> +#define SENINF4_CSI2_DI_CTRL_EXT_2_DT6_INTERLEAVING_MASK (0x3 << 1) >> +#define SENINF4_CSI2_DI_CTRL_EXT_2_VC7_INTERLEAVING_SHIFT 8 >> +#define SENINF4_CSI2_DI_CTRL_EXT_2_VC7_INTERLEAVING_MASK (0x1 << 8) >> +#define SENINF4_CSI2_DI_CTRL_EXT_2_DT7_INTERLEAVING_SHIFT 9 >> +#define SENINF4_CSI2_DI_CTRL_EXT_2_DT7_INTERLEAVING_MASK (0x3 << 9) >> +#define SENINF4_WIRE_STATE_DECODE_CPHY3_DBG0 0x3B44 >> +#define SENINF4_WIRE_STATE_DECODE_CPHY3_DBG0_SYMBOL_STREAM0_CPHY3_SHIFT 0 >> +#define SENINF4_WIRE_STATE_DECODE_CPHY3_DBG0_SYMBOL_STREAM0_CPHY3_MASK \ >> +(0xffffffff << 0) >> +#define SENINF4_WIRE_STATE_DECODE_CPHY3_DBG1 0x3B48 >> +#define SENINF4_WIRE_STATE_DECODE_CPHY3_DBG1_SYMBOL_STREAM1_CPHY3_SHIFT 0 >> +#define SENINF4_WIRE_STATE_DECODE_CPHY3_DBG1_SYMBOL_STREAM1_CPHY3_MASK \ >> +(0x3ff << 0) >> +#define SENINF4_WIRE_STATE_DECODE_CPHY3_DBG1_SYMBOL_STREAM_VALID_CPHY3_SHIFT 10 >> +#define SENINF4_WIRE_STATE_DECODE_CPHY3_DBG1_SYMBOL_STREAM_VALID_CPHY3_MASK \ >> +(0x1 << 10) >> +#define SENINF4_MUX_CTRL 0x3D00 >> +#define SENINF4_MUX_CTRL_SENINF_MUX_SW_RST_SHIFT 0 >> +#define SENINF4_MUX_CTRL_SENINF_MUX_SW_RST_MASK (0x1 << 0) >> +#define SENINF4_MUX_CTRL_SENINF_IRQ_SW_RST_SHIFT 1 >> +#define SENINF4_MUX_CTRL_SENINF_IRQ_SW_RST_MASK (0x1 << 1) >> +#define SENINF4_MUX_CTRL_SENINF_MUX_RDY_MODE_SHIFT 4 >> +#define SENINF4_MUX_CTRL_SENINF_MUX_RDY_MODE_MASK (0x1 << 4) >> +#define SENINF4_MUX_CTRL_SENINF_MUX_RDY_VALUE_SHIFT 5 >> +#define SENINF4_MUX_CTRL_SENINF_MUX_RDY_VALUE_MASK (0x1 << 5) >> +#define SENINF4_MUX_CTRL_SENINF_HSYNC_MASK_SHIFT 7 >> +#define SENINF4_MUX_CTRL_SENINF_HSYNC_MASK_MASK (0x1 << 7) >> +#define SENINF4_MUX_CTRL_SENINF_PIX_SEL_SHIFT 8 >> +#define SENINF4_MUX_CTRL_SENINF_PIX_SEL_MASK (0x1 << 8) >> +#define SENINF4_MUX_CTRL_SENINF_VSYNC_POL_SHIFT 9 >> +#define SENINF4_MUX_CTRL_SENINF_VSYNC_POL_MASK (0x1 << 9) >> +#define SENINF4_MUX_CTRL_SENINF_HSYNC_POL_SHIFT 10 >> +#define SENINF4_MUX_CTRL_SENINF_HSYNC_POL_MASK (0x1 << 10) >> +#define SENINF4_MUX_CTRL_OVERRUN_RST_EN_SHIFT 11 >> +#define SENINF4_MUX_CTRL_OVERRUN_RST_EN_MASK (0x1 << 11) >> +#define SENINF4_MUX_CTRL_SENINF_SRC_SEL_SHIFT 12 >> +#define SENINF4_MUX_CTRL_SENINF_SRC_SEL_MASK (0xf << 12) >> +#define SENINF4_MUX_CTRL_FIFO_PUSH_EN_SHIFT 16 >> +#define SENINF4_MUX_CTRL_FIFO_PUSH_EN_MASK (0x3f << 16) >> +#define SENINF4_MUX_CTRL_FIFO_FLUSH_EN_SHIFT 22 >> +#define SENINF4_MUX_CTRL_FIFO_FLUSH_EN_MASK (0x3f << 22) >> +#define SENINF4_MUX_CTRL_FIFO_FULL_WR_EN_SHIFT 28 >> +#define SENINF4_MUX_CTRL_FIFO_FULL_WR_EN_MASK (0x3 << 28) >> +#define SENINF4_MUX_CTRL_CROP_EN_SHIFT 30 >> +#define SENINF4_MUX_CTRL_CROP_EN_MASK (0x1 << 30) >> +#define SENINF4_MUX_CTRL_SENINF_MUX_EN_SHIFT 31 >> +#define SENINF4_MUX_CTRL_SENINF_MUX_EN_MASK (0x1 << 31) >> +#define SENINF4_MUX_INTEN 0x3D04 >> +#define SENINF4_MUX_INTEN_SENINF_OVERRUN_IRQ_EN_SHIFT 0 >> +#define SENINF4_MUX_INTEN_SENINF_OVERRUN_IRQ_EN_MASK (0x1 << 0) >> +#define SENINF4_MUX_INTEN_SENINF_CRCERR_IRQ_EN_SHIFT 1 >> +#define SENINF4_MUX_INTEN_SENINF_CRCERR_IRQ_EN_MASK (0x1 << 1) >> +#define SENINF4_MUX_INTEN_SENINF_FSMERR_IRQ_EN_SHIFT 2 >> +#define SENINF4_MUX_INTEN_SENINF_FSMERR_IRQ_EN_MASK (0x1 << 2) >> +#define SENINF4_MUX_INTEN_SENINF_VSIZEERR_IRQ_EN_SHIFT 3 >> +#define SENINF4_MUX_INTEN_SENINF_VSIZEERR_IRQ_EN_MASK (0x1 << 3) >> +#define SENINF4_MUX_INTEN_SENINF_HSIZEERR_IRQ_EN_SHIFT 4 >> +#define SENINF4_MUX_INTEN_SENINF_HSIZEERR_IRQ_EN_MASK (0x1 << 4) >> +#define SENINF4_MUX_INTEN_SENINF_SENSOR_VSIZEERR_IRQ_EN_SHIFT 5 >> +#define SENINF4_MUX_INTEN_SENINF_SENSOR_VSIZEERR_IRQ_EN_MASK (0x1 << 5) >> +#define SENINF4_MUX_INTEN_SENINF_SENSOR_HSIZEERR_IRQ_EN_SHIFT 6 >> +#define SENINF4_MUX_INTEN_SENINF_SENSOR_HSIZEERR_IRQ_EN_MASK (0x1 << 6) >> +#define SENINF4_MUX_INTEN_SENINF_IRQ_CLR_SEL_SHIFT 31 >> +#define SENINF4_MUX_INTEN_SENINF_IRQ_CLR_SEL_MASK (0x1 << 31) >> +#define SENINF4_MUX_INTSTA 0x3D08 >> +#define SENINF4_MUX_INTSTA_SENINF_OVERRUN_IRQ_STA_SHIFT 0 >> +#define SENINF4_MUX_INTSTA_SENINF_OVERRUN_IRQ_STA_MASK (0x1 << 0) >> +#define SENINF4_MUX_INTSTA_SENINF_CRCERR_IRQ_STA_SHIFT 1 >> +#define SENINF4_MUX_INTSTA_SENINF_CRCERR_IRQ_STA_MASK (0x1 << 1) >> +#define SENINF4_MUX_INTSTA_SENINF_FSMERR_IRQ_STA_SHIFT 2 >> +#define SENINF4_MUX_INTSTA_SENINF_FSMERR_IRQ_STA_MASK (0x1 << 2) >> +#define SENINF4_MUX_INTSTA_SENINF_VSIZEERR_IRQ_STA_SHIFT 3 >> +#define SENINF4_MUX_INTSTA_SENINF_VSIZEERR_IRQ_STA_MASK (0x1 << 3) >> +#define SENINF4_MUX_INTSTA_SENINF_HSIZEERR_IRQ_STA_SHIFT 4 >> +#define SENINF4_MUX_INTSTA_SENINF_HSIZEERR_IRQ_STA_MASK (0x1 << 4) >> +#define SENINF4_MUX_INTSTA_SENINF_SENSOR_VSIZEERR_IRQ_STA_SHIFT 5 >> +#define SENINF4_MUX_INTSTA_SENINF_SENSOR_VSIZEERR_IRQ_STA_MASK (0x1 << 5) >> +#define SENINF4_MUX_INTSTA_SENINF_SENSOR_HSIZEERR_IRQ_STA_SHIFT 6 >> +#define SENINF4_MUX_INTSTA_SENINF_SENSOR_HSIZEERR_IRQ_STA_MASK (0x1 << 6) >> +#define SENINF4_MUX_SIZE 0x3D0C >> +#define SENINF4_MUX_SIZE_SENINF_VSIZE_SHIFT 0 >> +#define SENINF4_MUX_SIZE_SENINF_VSIZE_MASK (0xffff << 0) >> +#define SENINF4_MUX_SIZE_SENINF_HSIZE_SHIFT 16 >> +#define SENINF4_MUX_SIZE_SENINF_HSIZE_MASK (0xffff << 16) >> +#define SENINF4_MUX_DEBUG_1 0x3D10 >> +#define SENINF4_MUX_DEBUG_1_DEBUG_INFO_SHIFT 0 >> +#define SENINF4_MUX_DEBUG_1_DEBUG_INFO_MASK (0xffffffff << 0) >> +#define SENINF4_MUX_DEBUG_2 0x3D14 >> +#define SENINF4_MUX_DEBUG_2_DEBUG_INFO_SHIFT 0 >> +#define SENINF4_MUX_DEBUG_2_DEBUG_INFO_MASK (0xffffffff << 0) >> +#define SENINF4_MUX_DEBUG_3 0x3D18 >> +#define SENINF4_MUX_DEBUG_3_DEBUG_INFO_SHIFT 0 >> +#define SENINF4_MUX_DEBUG_3_DEBUG_INFO_MASK (0xffffffff << 0) >> +#define SENINF4_MUX_DEBUG_4 0x3D1C >> +#define SENINF4_MUX_DEBUG_4_DEBUG_INFO_SHIFT 0 >> +#define SENINF4_MUX_DEBUG_4_DEBUG_INFO_MASK (0xffffffff << 0) >> +#define SENINF4_MUX_DEBUG_5 0x3D20 >> +#define SENINF4_MUX_DEBUG_5_DEBUG_INFO_SHIFT 0 >> +#define SENINF4_MUX_DEBUG_5_DEBUG_INFO_MASK (0xffffffff << 0) >> +#define SENINF4_MUX_DEBUG_6 0x3D24 >> +#define SENINF4_MUX_DEBUG_6_DEBUG_INFO_SHIFT 0 >> +#define SENINF4_MUX_DEBUG_6_DEBUG_INFO_MASK (0xffffffff << 0) >> +#define SENINF4_MUX_DEBUG_7 0x3D28 >> +#define SENINF4_MUX_DEBUG_7_DEBUG_INFO_SHIFT 0 >> +#define SENINF4_MUX_DEBUG_7_DEBUG_INFO_MASK (0xffffffff << 0) >> +#define SENINF4_MUX_SPARE 0x3D2C >> +#define SENINF4_MUX_SPARE_SENINF_CRC_SEL_SHIFT 9 >> +#define SENINF4_MUX_SPARE_SENINF_CRC_SEL_MASK (0x3 << 9) >> +#define SENINF4_MUX_SPARE_SENINF_VCNT_SEL_SHIFT 11 >> +#define SENINF4_MUX_SPARE_SENINF_VCNT_SEL_MASK (0x3 << 11) >> +#define SENINF4_MUX_SPARE_SENINF_FIFO_FULL_SEL_SHIFT 13 >> +#define SENINF4_MUX_SPARE_SENINF_FIFO_FULL_SEL_MASK (0x1 << 13) >> +#define SENINF4_MUX_SPARE_SENINF_SPARE_SHIFT 14 >> +#define SENINF4_MUX_SPARE_SENINF_SPARE_MASK (0x3f << 14) >> +#define SENINF4_MUX_DATA 0x3D30 >> +#define SENINF4_MUX_DATA_SENINF_DATA0_SHIFT 0 >> +#define SENINF4_MUX_DATA_SENINF_DATA0_MASK (0xffff << 0) >> +#define SENINF4_MUX_DATA_SENINF_DATA1_SHIFT 16 >> +#define SENINF4_MUX_DATA_SENINF_DATA1_MASK (0xffff << 16) >> +#define SENINF4_MUX_DATA_CNT 0x3D34 >> +#define SENINF4_MUX_DATA_CNT_SENINF_DATA_CNT_SHIFT 0 >> +#define SENINF4_MUX_DATA_CNT_SENINF_DATA_CNT_MASK (0xffffffff << 0) >> +#define SENINF4_MUX_CROP 0x3D38 >> +#define SENINF4_MUX_CROP_SENINF_CROP_X1_SHIFT 0 >> +#define SENINF4_MUX_CROP_SENINF_CROP_X1_MASK (0xffff << 0) >> +#define SENINF4_MUX_CROP_SENINF_CROP_X2_SHIFT 16 >> +#define SENINF4_MUX_CROP_SENINF_CROP_X2_MASK (0xffff << 16) >> +#define SENINF4_MUX_CTRL_EXT 0x3D3C >> +#define SENINF4_MUX_CTRL_EXT_SENINF_SRC_SEL_EXT_SHIFT 0 >> +#define SENINF4_MUX_CTRL_EXT_SENINF_SRC_SEL_EXT_MASK (0x3 << 0) >> +#define SENINF4_MUX_CTRL_EXT_SENINF_PIX_SEL_EXT_SHIFT 4 >> +#define SENINF4_MUX_CTRL_EXT_SENINF_PIX_SEL_EXT_MASK (0x1 << 4) >> +#define SENINF5_CTRL 0x4200 >> +#define SENINF5_CTRL_SENINF_EN_SHIFT 0 >> +#define SENINF5_CTRL_SENINF_EN_MASK (0x1 << 0) >> +#define SENINF5_CTRL_NCSI2_SW_RST_SHIFT 1 >> +#define SENINF5_CTRL_NCSI2_SW_RST_MASK (0x1 << 1) >> +#define SENINF5_CTRL_OCSI2_SW_RST_SHIFT 2 >> +#define SENINF5_CTRL_OCSI2_SW_RST_MASK (0x1 << 2) >> +#define SENINF5_CTRL_CCIR_SW_RST_SHIFT 3 >> +#define SENINF5_CTRL_CCIR_SW_RST_MASK (0x1 << 3) >> +#define SENINF5_CTRL_CKGEN_SW_RST_SHIFT 4 >> +#define SENINF5_CTRL_CKGEN_SW_RST_MASK (0x1 << 4) >> +#define SENINF5_CTRL_TEST_MODEL_SW_RST_SHIFT 5 >> +#define SENINF5_CTRL_TEST_MODEL_SW_RST_MASK (0x1 << 5) >> +#define SENINF5_CTRL_SCAM_SW_RST_SHIFT 6 >> +#define SENINF5_CTRL_SCAM_SW_RST_MASK (0x1 << 6) >> +#define SENINF5_CTRL_CSI2_SW_RST_SHIFT 7 >> +#define SENINF5_CTRL_CSI2_SW_RST_MASK (0x1 << 7) >> +#define SENINF5_CTRL_CSI3_SW_RST_SHIFT 8 >> +#define SENINF5_CTRL_CSI3_SW_RST_MASK (0x1 << 8) >> +#define SENINF5_CTRL_SENINF_SRC_SEL_SHIFT 12 >> +#define SENINF5_CTRL_SENINF_SRC_SEL_MASK (0xf << 12) >> +#define SENINF5_CTRL_SENINF_DEBUG_SEL_SHIFT 20 >> +#define SENINF5_CTRL_SENINF_DEBUG_SEL_MASK (0xf << 20) >> +#define SENINF5_CTRL_PAD2CAM_DATA_SEL_SHIFT 28 >> +#define SENINF5_CTRL_PAD2CAM_DATA_SEL_MASK (0x7 << 28) >> +#define SENINF5_CTRL_EXT 0x4204 >> +#define SENINF5_CTRL_EXT_SENINF_OCSI2_IP_EN_SHIFT 0 >> +#define SENINF5_CTRL_EXT_SENINF_OCSI2_IP_EN_MASK (0x1 << 0) >> +#define SENINF5_CTRL_EXT_SENINF_TESTMDL_IP_EN_SHIFT 1 >> +#define SENINF5_CTRL_EXT_SENINF_TESTMDL_IP_EN_MASK (0x1 << 1) >> +#define SENINF5_CTRL_EXT_SENINF_SCAM_IP_EN_SHIFT 4 >> +#define SENINF5_CTRL_EXT_SENINF_SCAM_IP_EN_MASK (0x1 << 4) >> +#define SENINF5_CTRL_EXT_SENINF_NCSI2_IP_EN_SHIFT 5 >> +#define SENINF5_CTRL_EXT_SENINF_NCSI2_IP_EN_MASK (0x1 << 5) >> +#define SENINF5_CTRL_EXT_SENINF_CSI2_IP_EN_SHIFT 6 >> +#define SENINF5_CTRL_EXT_SENINF_CSI2_IP_EN_MASK (0x1 << 6) >> +#define SENINF5_CTRL_EXT_SENINF_CSI3_IP_EN_SHIFT 7 >> +#define SENINF5_CTRL_EXT_SENINF_CSI3_IP_EN_MASK (0x1 << 7) >> +#define SENINF5_CTRL_EXT_SENINF_SRC_SEL_EXT_SHIFT 16 >> +#define SENINF5_CTRL_EXT_SENINF_SRC_SEL_EXT_MASK (0x3 << 16) >> +#define SENINF5_ASYNC_CTRL 0x4208 >> +#define SENINF5_ASYNC_CTRL_SENINF_ASYNC_FIFO_RST_SHIFT 0 >> +#define SENINF5_ASYNC_CTRL_SENINF_ASYNC_FIFO_RST_MASK (0x1 << 0) >> +#define SENINF5_ASYNC_CTRL_SENINF_HSYNC_MASK_SHIFT 1 >> +#define SENINF5_ASYNC_CTRL_SENINF_HSYNC_MASK_MASK (0x1 << 1) >> +#define SENINF5_ASYNC_CTRL_SENINF_VSYNC_POL_SHIFT 2 >> +#define SENINF5_ASYNC_CTRL_SENINF_VSYNC_POL_MASK (0x1 << 2) >> +#define SENINF5_ASYNC_CTRL_SENINF_HSYNC_POL_SHIFT 3 >> +#define SENINF5_ASYNC_CTRL_SENINF_HSYNC_POL_MASK (0x1 << 3) >> +#define SENINF5_ASYNC_CTRL_FIFO_PUSH_EN_SHIFT 16 >> +#define SENINF5_ASYNC_CTRL_FIFO_PUSH_EN_MASK (0x3f << 16) >> +#define SENINF5_ASYNC_CTRL_FIFO_FLUSH_EN_SHIFT 24 >> +#define SENINF5_ASYNC_CTRL_FIFO_FLUSH_EN_MASK (0x3f << 24) >> +#define SENINF_TG5_PH_CNT 0x4600 >> +#define SENINF_TG5_PH_CNT_TGCLK_SEL_SHIFT 0 >> +#define SENINF_TG5_PH_CNT_TGCLK_SEL_MASK (0x3 << 0) >> +#define SENINF_TG5_PH_CNT_CLKFL_POL_SHIFT 2 >> +#define SENINF_TG5_PH_CNT_CLKFL_POL_MASK (0x1 << 2) >> +#define SENINF_TG5_PH_CNT_EXT_RST_SHIFT 4 >> +#define SENINF_TG5_PH_CNT_EXT_RST_MASK (0x1 << 4) >> +#define SENINF_TG5_PH_CNT_EXT_PWRDN_SHIFT 5 >> +#define SENINF_TG5_PH_CNT_EXT_PWRDN_MASK (0x1 << 5) >> +#define SENINF_TG5_PH_CNT_PAD_PCLK_INV_SHIFT 6 >> +#define SENINF_TG5_PH_CNT_PAD_PCLK_INV_MASK (0x1 << 6) >> +#define SENINF_TG5_PH_CNT_CAM_PCLK_INV_SHIFT 7 >> +#define SENINF_TG5_PH_CNT_CAM_PCLK_INV_MASK (0x1 << 7) >> +#define SENINF_TG5_PH_CNT_CLKPOL_SHIFT 28 >> +#define SENINF_TG5_PH_CNT_CLKPOL_MASK (0x1 << 28) >> +#define SENINF_TG5_PH_CNT_ADCLK_EN_SHIFT 29 >> +#define SENINF_TG5_PH_CNT_ADCLK_EN_MASK (0x1 << 29) >> +#define SENINF_TG5_PH_CNT_PCEN_SHIFT 31 >> +#define SENINF_TG5_PH_CNT_PCEN_MASK (0x1 << 31) >> +#define SENINF_TG5_SEN_CK 0x4604 >> +#define SENINF_TG5_SEN_CK_CLKFL_SHIFT 0 >> +#define SENINF_TG5_SEN_CK_CLKFL_MASK (0x3f << 0) >> +#define SENINF_TG5_SEN_CK_CLKRS_SHIFT 8 >> +#define SENINF_TG5_SEN_CK_CLKRS_MASK (0x3f << 8) >> +#define SENINF_TG5_SEN_CK_CLKCNT_SHIFT 16 >> +#define SENINF_TG5_SEN_CK_CLKCNT_MASK (0x3f << 16) >> +#define SENINF_TG5_TM_CTL 0x4608 >> +#define SENINF_TG5_TM_CTL_TM_EN_SHIFT 0 >> +#define SENINF_TG5_TM_CTL_TM_EN_MASK (0x1 << 0) >> +#define SENINF_TG5_TM_CTL_TM_RST_SHIFT 1 >> +#define SENINF_TG5_TM_CTL_TM_RST_MASK (0x1 << 1) >> +#define SENINF_TG5_TM_CTL_TM_FMT_SHIFT 2 >> +#define SENINF_TG5_TM_CTL_TM_FMT_MASK (0x1 << 2) >> +#define SENINF_TG5_TM_CTL_TM_PAT_SHIFT 4 >> +#define SENINF_TG5_TM_CTL_TM_PAT_MASK (0xf << 4) >> +#define SENINF_TG5_TM_CTL_TM_VSYNC_SHIFT 8 >> +#define SENINF_TG5_TM_CTL_TM_VSYNC_MASK (0xff << 8) >> +#define SENINF_TG5_TM_CTL_TM_DUMMYPXL_SHIFT 16 >> +#define SENINF_TG5_TM_CTL_TM_DUMMYPXL_MASK (0xff << 16) >> +#define SENINF_TG5_TM_SIZE 0x460C >> +#define SENINF_TG5_TM_SIZE_TM_PXL_SHIFT 0 >> +#define SENINF_TG5_TM_SIZE_TM_PXL_MASK (0x1fff << 0) >> +#define SENINF_TG5_TM_SIZE_TM_LINE_SHIFT 16 >> +#define SENINF_TG5_TM_SIZE_TM_LINE_MASK (0x3fff << 16) >> +#define SENINF_TG5_TM_CLK 0x4610 >> +#define SENINF_TG5_TM_CLK_TM_CLK_CNT_SHIFT 0 >> +#define SENINF_TG5_TM_CLK_TM_CLK_CNT_MASK (0xf << 0) >> +#define SENINF_TG5_TM_CLK_TM_CLRBAR_OFT_SHIFT 16 >> +#define SENINF_TG5_TM_CLK_TM_CLRBAR_OFT_MASK (0x3ff << 16) >> +#define SENINF_TG5_TM_CLK_TM_CLRBAR_IDX_SHIFT 28 >> +#define SENINF_TG5_TM_CLK_TM_CLRBAR_IDX_MASK (0x7 << 28) >> +#define SENINF_TG5_TM_STP 0x4614 >> +#define SENINF_TG5_TM_STP_TG1_TM_STP_SHIFT 0 >> +#define SENINF_TG5_TM_STP_TG1_TM_STP_MASK (0xffffffff << 0) >> +#define MIPI_RX_CON24_CSI4 0x4824 >> +#define MIPI_RX_CON24_CSI4_CSI0_BIST_NUM_SHIFT 0 >> +#define MIPI_RX_CON24_CSI4_CSI0_BIST_NUM_MASK (0x3 << 0) >> +#define MIPI_RX_CON24_CSI4_CSI0_BIST_EN_SHIFT 2 >> +#define MIPI_RX_CON24_CSI4_CSI0_BIST_EN_MASK (0x1 << 2) >> +#define MIPI_RX_CON24_CSI4_CSI0_BIST_FIX_PAT_SHIFT 5 >> +#define MIPI_RX_CON24_CSI4_CSI0_BIST_FIX_PAT_MASK (0x1 << 5) >> +#define MIPI_RX_CON24_CSI4_CSI0_BIST_CLK_SEL_SHIFT 6 >> +#define MIPI_RX_CON24_CSI4_CSI0_BIST_CLK_SEL_MASK (0x1 << 6) >> +#define MIPI_RX_CON24_CSI4_CSI0_BIST_CLK4X_SEL_SHIFT 7 >> +#define MIPI_RX_CON24_CSI4_CSI0_BIST_CLK4X_SEL_MASK (0x1 << 7) >> +#define MIPI_RX_CON24_CSI4_CSI0_BIST_TERM_DELAY_SHIFT 8 >> +#define MIPI_RX_CON24_CSI4_CSI0_BIST_TERM_DELAY_MASK (0xff << 8) >> +#define MIPI_RX_CON24_CSI4_CSI0_BIST_SETTLE_DELAY_SHIFT 16 >> +#define MIPI_RX_CON24_CSI4_CSI0_BIST_SETTLE_DELAY_MASK (0xff << 16) >> +#define MIPI_RX_CON24_CSI4_CSI0_BIST_LN0_MUX_SHIFT 24 >> +#define MIPI_RX_CON24_CSI4_CSI0_BIST_LN0_MUX_MASK (0x3 << 24) >> +#define MIPI_RX_CON24_CSI4_CSI0_BIST_LN1_MUX_SHIFT 26 >> +#define MIPI_RX_CON24_CSI4_CSI0_BIST_LN1_MUX_MASK (0x3 << 26) >> +#define MIPI_RX_CON24_CSI4_CSI0_BIST_LN2_MUX_SHIFT 28 >> +#define MIPI_RX_CON24_CSI4_CSI0_BIST_LN2_MUX_MASK (0x3 << 28) >> +#define MIPI_RX_CON24_CSI4_CSI0_BIST_LN3_MUX_SHIFT 30 >> +#define MIPI_RX_CON24_CSI4_CSI0_BIST_LN3_MUX_MASK (0x3 << 30) >> +#define MIPI_RX_CON28_CSI4 0x4828 >> +#define MIPI_RX_CON28_CSI4_CSI0_BIST_START_SHIFT 0 >> +#define MIPI_RX_CON28_CSI4_CSI0_BIST_START_MASK (0x1 << 0) >> +#define MIPI_RX_CON28_CSI4_CSI0_BIST_DATA_OK_SHIFT 1 >> +#define MIPI_RX_CON28_CSI4_CSI0_BIST_DATA_OK_MASK (0x1 << 1) >> +#define MIPI_RX_CON28_CSI4_CSI0_BIST_HS_FSM_OK_SHIFT 2 >> +#define MIPI_RX_CON28_CSI4_CSI0_BIST_HS_FSM_OK_MASK (0x1 << 2) >> +#define MIPI_RX_CON28_CSI4_CSI0_BIST_LANE_FSM_OK_SHIFT 3 >> +#define MIPI_RX_CON28_CSI4_CSI0_BIST_LANE_FSM_OK_MASK (0x1 << 3) >> +#define MIPI_RX_CON28_CSI4_CSI0_BIST_CSI2_DATA_OK_SHIFT 4 >> +#define MIPI_RX_CON28_CSI4_CSI0_BIST_CSI2_DATA_OK_MASK (0x1 << 4) >> +#define MIPI_RX_CON34_CSI4 0x4834 >> +#define MIPI_RX_CON34_CSI4_BIST_MODE_SHIFT 0 >> +#define MIPI_RX_CON34_CSI4_BIST_MODE_MASK (0x1 << 0) >> +#define MIPI_RX_CON34_CSI4_CSI0_BIST_HSDET_MUX_SHIFT 22 >> +#define MIPI_RX_CON34_CSI4_CSI0_BIST_HSDET_MUX_MASK (0x3 << 22) >> +#define MIPI_RX_CON34_CSI4_CSI0_BIST_LN4_MUX_SHIFT 24 >> +#define MIPI_RX_CON34_CSI4_CSI0_BIST_LN4_MUX_MASK (0x3 << 24) >> +#define MIPI_RX_CON34_CSI4_CSI0_BIST_LN5_MUX_SHIFT 26 >> +#define MIPI_RX_CON34_CSI4_CSI0_BIST_LN5_MUX_MASK (0x3 << 26) >> +#define MIPI_RX_CON34_CSI4_CSI0_BIST_LN6_MUX_SHIFT 28 >> +#define MIPI_RX_CON34_CSI4_CSI0_BIST_LN6_MUX_MASK (0x3 << 28) >> +#define MIPI_RX_CON34_CSI4_CSI0_BIST_LN7_MUX_SHIFT 30 >> +#define MIPI_RX_CON34_CSI4_CSI0_BIST_LN7_MUX_MASK (0x3 << 30) >> +#define MIPI_RX_CON38_CSI4 0x4838 >> +#define MIPI_RX_CON38_CSI4_MIPI_RX_SW_CTRL_MODE_SHIFT 0 >> +#define MIPI_RX_CON38_CSI4_MIPI_RX_SW_CTRL_MODE_MASK (0x1 << 0) >> +#define MIPI_RX_CON38_CSI4_MIPI_RX_SW_CAL_MODE_SHIFT 1 >> +#define MIPI_RX_CON38_CSI4_MIPI_RX_SW_CAL_MODE_MASK (0x1 << 1) >> +#define MIPI_RX_CON38_CSI4_MIPI_RX_HW_CAL_START_SHIFT 2 >> +#define MIPI_RX_CON38_CSI4_MIPI_RX_HW_CAL_START_MASK (0x1 << 2) >> +#define MIPI_RX_CON38_CSI4_MIPI_RX_HW_CAL_OPTION_SHIFT 3 >> +#define MIPI_RX_CON38_CSI4_MIPI_RX_HW_CAL_OPTION_MASK (0x1 << 3) >> +#define MIPI_RX_CON38_CSI4_MIPI_RX_SW_RST_SHIFT 4 >> +#define MIPI_RX_CON38_CSI4_MIPI_RX_SW_RST_MASK (0x1f << 4) >> +#define MIPI_RX_CON38_CSI4_MIPI_RX_SW_CPHY_TX_MODE_SHIFT 9 >> +#define MIPI_RX_CON38_CSI4_MIPI_RX_SW_CPHY_TX_MODE_MASK (0x1 << 9) >> +#define MIPI_RX_CON38_CSI4_MIPI_RX_SW_CPHY_RX_MODE_SHIFT 10 >> +#define MIPI_RX_CON38_CSI4_MIPI_RX_SW_CPHY_RX_MODE_MASK (0x1 << 10) >> +#define MIPI_RX_CON38_CSI4_RG_CKPHASE_TRIO0_SHIFT 16 >> +#define MIPI_RX_CON38_CSI4_RG_CKPHASE_TRIO0_MASK (0x1f << 16) >> +#define MIPI_RX_CON38_CSI4_RG_CKPHASE_TRIO1_SHIFT 22 >> +#define MIPI_RX_CON38_CSI4_RG_CKPHASE_TRIO1_MASK (0x1f << 22) >> +#define MIPI_RX_CON38_CSI4_RG_CKPHASE_TRIO2_SHIFT 27 >> +#define MIPI_RX_CON38_CSI4_RG_CKPHASE_TRIO2_MASK (0x1f << 27) >> +#define MIPI_RX_CON3C_CSI4 0x483C >> +#define MIPI_RX_CON3C_CSI4_MIPI_RX_SW_CTRL__SHIFT 0 >> +#define MIPI_RX_CON3C_CSI4_MIPI_RX_SW_CTRL__MASK (0xffffffff << 0) >> +#define MIPI_RX_CON7C_CSI4 0x487C >> +#define MIPI_RX_CON7C_CSI4_DA_CSI0_LNRD0_HSRX_DELAY_EN_SHIFT 0 >> +#define MIPI_RX_CON7C_CSI4_DA_CSI0_LNRD0_HSRX_DELAY_EN_MASK (0x1 << 0) >> +#define MIPI_RX_CON7C_CSI4_DA_CSI0_LNRD0_HSRX_DELAY_APPLY_SHIFT 1 >> +#define MIPI_RX_CON7C_CSI4_DA_CSI0_LNRD0_HSRX_DELAY_APPLY_MASK (0x1 << 1) >> +#define MIPI_RX_CON7C_CSI4_DA_CSI0_LNRD0_HSRX_DELAY_CODE_SHIFT 2 >> +#define MIPI_RX_CON7C_CSI4_DA_CSI0_LNRD0_HSRX_DELAY_CODE_MASK (0x3f << 2) >> +#define MIPI_RX_CON80_CSI4 0x4880 >> +#define MIPI_RX_CON80_CSI4_DA_CSI0_LNRD1_HSRX_DELAY_EN_SHIFT 0 >> +#define MIPI_RX_CON80_CSI4_DA_CSI0_LNRD1_HSRX_DELAY_EN_MASK (0x1 << 0) >> +#define MIPI_RX_CON80_CSI4_DA_CSI0_LNRD1_HSRX_DELAY_APPLY_SHIFT 1 >> +#define MIPI_RX_CON80_CSI4_DA_CSI0_LNRD1_HSRX_DELAY_APPLY_MASK (0x1 << 1) >> +#define MIPI_RX_CON80_CSI4_DA_CSI0_LNRD1_HSRX_DELAY_CODE_SHIFT 2 >> +#define MIPI_RX_CON80_CSI4_DA_CSI0_LNRD1_HSRX_DELAY_CODE_MASK (0x3f << 2) >> +#define MIPI_RX_CON84_CSI4 0x4884 >> +#define MIPI_RX_CON84_CSI4_DA_CSI0_LNRD2_HSRX_DELAY_EN_SHIFT 0 >> +#define MIPI_RX_CON84_CSI4_DA_CSI0_LNRD2_HSRX_DELAY_EN_MASK (0x1 << 0) >> +#define MIPI_RX_CON84_CSI4_DA_CSI0_LNRD2_HSRX_DELAY_APPLY_SHIFT 1 >> +#define MIPI_RX_CON84_CSI4_DA_CSI0_LNRD2_HSRX_DELAY_APPLY_MASK (0x1 << 1) >> +#define MIPI_RX_CON84_CSI4_DA_CSI0_LNRD2_HSRX_DELAY_CODE_SHIFT 2 >> +#define MIPI_RX_CON84_CSI4_DA_CSI0_LNRD2_HSRX_DELAY_CODE_MASK (0x3f << 2) >> +#define MIPI_RX_CON88_CSI4 0x4888 >> +#define MIPI_RX_CON88_CSI4_DA_CSI0_LNRD3_HSRX_DELAY_EN_SHIFT 0 >> +#define MIPI_RX_CON88_CSI4_DA_CSI0_LNRD3_HSRX_DELAY_EN_MASK (0x1 << 0) >> +#define MIPI_RX_CON88_CSI4_DA_CSI0_LNRD3_HSRX_DELAY_APPLY_SHIFT 1 >> +#define MIPI_RX_CON88_CSI4_DA_CSI0_LNRD3_HSRX_DELAY_APPLY_MASK (0x1 << 1) >> +#define MIPI_RX_CON88_CSI4_DA_CSI0_LNRD3_HSRX_DELAY_CODE_SHIFT 2 >> +#define MIPI_RX_CON88_CSI4_DA_CSI0_LNRD3_HSRX_DELAY_CODE_MASK (0x3f << 2) >> +#define MIPI_RX_CON8C_CSI4 0x488C >> +#define MIPI_RX_CON8C_CSI4_RG_CSI0_LNRD0_HSRX_DELAY_EN_SHIFT 0 >> +#define MIPI_RX_CON8C_CSI4_RG_CSI0_LNRD0_HSRX_DELAY_EN_MASK (0x1 << 0) >> +#define MIPI_RX_CON8C_CSI4_RG_CSI0_LNRD0_HSRX_DELAY_APPLY_SHIFT 1 >> +#define MIPI_RX_CON8C_CSI4_RG_CSI0_LNRD0_HSRX_DELAY_APPLY_MASK (0x1 << 1) >> +#define MIPI_RX_CON8C_CSI4_RG_CSI0_LNRD0_HSRX_DELAY_CODE_SHIFT 2 >> +#define MIPI_RX_CON8C_CSI4_RG_CSI0_LNRD0_HSRX_DELAY_CODE_MASK (0x3f << 2) >> +#define MIPI_RX_CON90_CSI4 0x4890 >> +#define MIPI_RX_CON90_CSI4_RG_CSI0_LNRD1_HSRX_DELAY_EN_SHIFT 0 >> +#define MIPI_RX_CON90_CSI4_RG_CSI0_LNRD1_HSRX_DELAY_EN_MASK (0x1 << 0) >> +#define MIPI_RX_CON90_CSI4_RG_CSI0_LNRD1_HSRX_DELAY_APPLY_SHIFT 1 >> +#define MIPI_RX_CON90_CSI4_RG_CSI0_LNRD1_HSRX_DELAY_APPLY_MASK (0x1 << 1) >> +#define MIPI_RX_CON90_CSI4_RG_CSI0_LNRD1_HSRX_DELAY_CODE_SHIFT 2 >> +#define MIPI_RX_CON90_CSI4_RG_CSI0_LNRD1_HSRX_DELAY_CODE_MASK (0x3f << 2) >> +#define MIPI_RX_CON94_CSI4 0x4894 >> +#define MIPI_RX_CON94_CSI4_RG_CSI0_LNRD2_HSRX_DELAY_EN_SHIFT 0 >> +#define MIPI_RX_CON94_CSI4_RG_CSI0_LNRD2_HSRX_DELAY_EN_MASK (0x1 << 0) >> +#define MIPI_RX_CON94_CSI4_RG_CSI0_LNRD2_HSRX_DELAY_APPLY_SHIFT 1 >> +#define MIPI_RX_CON94_CSI4_RG_CSI0_LNRD2_HSRX_DELAY_APPLY_MASK (0x1 << 1) >> +#define MIPI_RX_CON94_CSI4_RG_CSI0_LNRD2_HSRX_DELAY_CODE_SHIFT 2 >> +#define MIPI_RX_CON94_CSI4_RG_CSI0_LNRD2_HSRX_DELAY_CODE_MASK (0x3f << 2) >> +#define MIPI_RX_CON98_CSI4 0x4898 >> +#define MIPI_RX_CON98_CSI4_RG_CSI0_LNRD3_HSRX_DELAY_EN_SHIFT 0 >> +#define MIPI_RX_CON98_CSI4_RG_CSI0_LNRD3_HSRX_DELAY_EN_MASK (0x1 << 0) >> +#define MIPI_RX_CON98_CSI4_RG_CSI0_LNRD3_HSRX_DELAY_APPLY_SHIFT 1 >> +#define MIPI_RX_CON98_CSI4_RG_CSI0_LNRD3_HSRX_DELAY_APPLY_MASK (0x1 << 1) >> +#define MIPI_RX_CON98_CSI4_RG_CSI0_LNRD3_HSRX_DELAY_CODE_SHIFT 2 >> +#define MIPI_RX_CON98_CSI4_RG_CSI0_LNRD3_HSRX_DELAY_CODE_MASK (0x3f << 2) >> +#define MIPI_RX_CONA0_CSI4 0x48A0 >> +#define MIPI_RX_CONA0_CSI4_RG_CSI0_LNRC_HSRX_DELAY_EN_SHIFT 0 >> +#define MIPI_RX_CONA0_CSI4_RG_CSI0_LNRC_HSRX_DELAY_EN_MASK (0x1 << 0) >> +#define MIPI_RX_CONA0_CSI4_RG_CSI0_LNRC_HSRX_DELAY_APPLY_SHIFT 1 >> +#define MIPI_RX_CONA0_CSI4_RG_CSI0_LNRC_HSRX_DELAY_APPLY_MASK (0x1 << 1) >> +#define MIPI_RX_CONA0_CSI4_RG_CSI0_LNRC_HSRX_DELAY_CODE_SHIFT 2 >> +#define MIPI_RX_CONA0_CSI4_RG_CSI0_LNRC_HSRX_DELAY_CODE_MASK (0x3f << 2) >> +#define MIPI_RX_CONB0_CSI4 0x48B0 >> +#define MIPI_RX_CONB0_CSI4_DELAY_APPLY_MODE_SHIFT 0 >> +#define MIPI_RX_CONB0_CSI4_DELAY_APPLY_MODE_MASK (0xf << 0) >> +#define MIPI_RX_CONB0_CSI4_DESKEW_SW_RST_SHIFT 7 >> +#define MIPI_RX_CONB0_CSI4_DESKEW_SW_RST_MASK (0x1 << 7) >> +#define MIPI_RX_CONB0_CSI4_DESKEW_TRIGGER_MODE_SHIFT 8 >> +#define MIPI_RX_CONB0_CSI4_DESKEW_TRIGGER_MODE_MASK (0x7 << 8) >> +#define MIPI_RX_CONB0_CSI4_DESKEW_ACC_MODE_SHIFT 12 >> +#define MIPI_RX_CONB0_CSI4_DESKEW_ACC_MODE_MASK (0xf << 12) >> +#define MIPI_RX_CONB0_CSI4_DESKEW_CSI2_RST_ENABLE_SHIFT 16 >> +#define MIPI_RX_CONB0_CSI4_DESKEW_CSI2_RST_ENABLE_MASK (0x1 << 16) >> +#define MIPI_RX_CONB0_CSI4_DESKEW_IP_SEL_SHIFT 30 >> +#define MIPI_RX_CONB0_CSI4_DESKEW_IP_SEL_MASK (0x1 << 30) >> +#define MIPI_RX_CONB0_CSI4_DESKEW_ENABLE_SHIFT 31 >> +#define MIPI_RX_CONB0_CSI4_DESKEW_ENABLE_MASK (0x1 << 31) >> +#define MIPI_RX_CONB4_CSI4 0x48B4 >> +#define MIPI_RX_CONB4_CSI4_SYNC_CODE_MASK_SHIFT 0 >> +#define MIPI_RX_CONB4_CSI4_SYNC_CODE_MASK_MASK (0xffff << 0) >> +#define MIPI_RX_CONB4_CSI4_EXPECTED_SYNC_CODE_SHIFT 16 >> +#define MIPI_RX_CONB4_CSI4_EXPECTED_SYNC_CODE_MASK (0xffff << 16) >> +#define MIPI_RX_CONB8_CSI4 0x48B8 >> +#define MIPI_RX_CONB8_CSI4_DESKEW_SETUP_TIME_SHIFT 0 >> +#define MIPI_RX_CONB8_CSI4_DESKEW_SETUP_TIME_MASK (0xf << 0) >> +#define MIPI_RX_CONB8_CSI4_DESKEW_HOLD_TIME_SHIFT 8 >> +#define MIPI_RX_CONB8_CSI4_DESKEW_HOLD_TIME_MASK (0xf << 8) >> +#define MIPI_RX_CONB8_CSI4_DESKEW_TIME_OUT_SHIFT 16 >> +#define MIPI_RX_CONB8_CSI4_DESKEW_TIME_OUT_MASK (0xff << 16) >> +#define MIPI_RX_CONB8_CSI4_DESKEW_TIME_OUT_EN_SHIFT 24 >> +#define MIPI_RX_CONB8_CSI4_DESKEW_TIME_OUT_EN_MASK (0x1 << 24) >> +#define MIPI_RX_CONBC_CSI4 0x48BC >> +#define MIPI_RX_CONBC_CSI4_DESKEW_DETECTION_MODE_SHIFT 0 >> +#define MIPI_RX_CONBC_CSI4_DESKEW_DETECTION_MODE_MASK (0xf << 0) >> +#define MIPI_RX_CONBC_CSI4_DESKEW_DETECTION_CNT_SHIFT 8 >> +#define MIPI_RX_CONBC_CSI4_DESKEW_DETECTION_CNT_MASK (0x7f << 8) >> +#define MIPI_RX_CONBC_CSI4_DESKEW_DELAY_APPLY_MODE_SHIFT 16 >> +#define MIPI_RX_CONBC_CSI4_DESKEW_DELAY_APPLY_MODE_MASK (0xf << 16) >> +#define MIPI_RX_CONBC_CSI4_DESKEW_LANE_NUMBER_SHIFT 24 >> +#define MIPI_RX_CONBC_CSI4_DESKEW_LANE_NUMBER_MASK (0x3 << 24) >> +#define MIPI_RX_CONC0_CSI4 0x48C0 >> +#define MIPI_RX_CONC0_CSI4_DESKEW_INTERRUPT_ENABLE_SHIFT 0 >> +#define MIPI_RX_CONC0_CSI4_DESKEW_INTERRUPT_ENABLE_MASK (0xffff << 0) >> +#define MIPI_RX_CONC0_CSI4_DESKEW_INTERRUPT_W1C_EN_SHIFT 31 >> +#define MIPI_RX_CONC0_CSI4_DESKEW_INTERRUPT_W1C_EN_MASK (0x1 << 31) >> +#define MIPI_RX_CONC4_CSI4 0x48C4 >> +#define MIPI_RX_CONC4_CSI4_DESKEW_INTERRUPT_STATUS_SHIFT 0 >> +#define MIPI_RX_CONC4_CSI4_DESKEW_INTERRUPT_STATUS_MASK (0xffff << 0) >> +#define MIPI_RX_CONC8_CSI4 0x48C8 >> +#define MIPI_RX_CONC8_CSI4_DESKEW_DEBUG_MUX_SELECT_SHIFT 0 >> +#define MIPI_RX_CONC8_CSI4_DESKEW_DEBUG_MUX_SELECT_MASK (0xff << 0) >> +#define MIPI_RX_CONCC_CSI4 0x48CC >> +#define MIPI_RX_CONCC_CSI4_DESKEW_DEBUG_OUTPUTS_SHIFT 0 >> +#define MIPI_RX_CONCC_CSI4_DESKEW_DEBUG_OUTPUTS_MASK (0xffffffff << 0) >> +#define MIPI_RX_COND0_CSI4 0x48D0 >> +#define MIPI_RX_COND0_CSI4_DESKEW_DELAY_LENGTH_SHIFT 0 >> +#define MIPI_RX_COND0_CSI4_DESKEW_DELAY_LENGTH_MASK (0x3f << 0) >> +#define SENINF5_CSI2_CTL 0x4A00 >> +#define SENINF5_CSI2_CTL_DATA_LANE0_EN_SHIFT 0 >> +#define SENINF5_CSI2_CTL_DATA_LANE0_EN_MASK (0x1 << 0) >> +#define SENINF5_CSI2_CTL_DATA_LANE1_EN_SHIFT 1 >> +#define SENINF5_CSI2_CTL_DATA_LANE1_EN_MASK (0x1 << 1) >> +#define SENINF5_CSI2_CTL_DATA_LANE2_EN_SHIFT 2 >> +#define SENINF5_CSI2_CTL_DATA_LANE2_EN_MASK (0x1 << 2) >> +#define SENINF5_CSI2_CTL_DATA_LANE3_EN_SHIFT 3 >> +#define SENINF5_CSI2_CTL_DATA_LANE3_EN_MASK (0x1 << 3) >> +#define SENINF5_CSI2_CTL_CLOCK_LANE_EN_SHIFT 4 >> +#define SENINF5_CSI2_CTL_CLOCK_LANE_EN_MASK (0x1 << 4) >> +#define SENINF5_CSI2_CTL_ECC_EN_SHIFT 5 >> +#define SENINF5_CSI2_CTL_ECC_EN_MASK (0x1 << 5) >> +#define SENINF5_CSI2_CTL_CRC_EN_SHIFT 6 >> +#define SENINF5_CSI2_CTL_CRC_EN_MASK (0x1 << 6) >> +#define SENINF5_CSI2_CTL_HSRX_DET_EN_SHIFT 7 >> +#define SENINF5_CSI2_CTL_HSRX_DET_EN_MASK (0x1 << 7) >> +#define SENINF5_CSI2_CTL_HS_PRPR_EN_SHIFT 8 >> +#define SENINF5_CSI2_CTL_HS_PRPR_EN_MASK (0x1 << 8) >> +#define SENINF5_CSI2_CTL_HS_END_EN_SHIFT 9 >> +#define SENINF5_CSI2_CTL_HS_END_EN_MASK (0x1 << 9) >> +#define SENINF5_CSI2_CTL_GENERIC_LONG_PACKET_EN_SHIFT 12 >> +#define SENINF5_CSI2_CTL_GENERIC_LONG_PACKET_EN_MASK (0x1 << 12) >> +#define SENINF5_CSI2_CTL_IMAGE_PACKET_EN_SHIFT 13 >> +#define SENINF5_CSI2_CTL_IMAGE_PACKET_EN_MASK (0x1 << 13) >> +#define SENINF5_CSI2_CTL_BYTE2PIXEL_EN_SHIFT 14 >> +#define SENINF5_CSI2_CTL_BYTE2PIXEL_EN_MASK (0x1 << 14) >> +#define SENINF5_CSI2_CTL_VS_TYPE_SHIFT 15 >> +#define SENINF5_CSI2_CTL_VS_TYPE_MASK (0x1 << 15) >> +#define SENINF5_CSI2_CTL_ED_SEL_SHIFT 16 >> +#define SENINF5_CSI2_CTL_ED_SEL_MASK (0x1 << 16) >> +#define SENINF5_CSI2_CTL_FLUSH_MODE_SHIFT 18 >> +#define SENINF5_CSI2_CTL_FLUSH_MODE_MASK (0x3 << 18) >> +#define SENINF5_CSI2_CTL_HS_TRAIL_EN_SHIFT 25 >> +#define SENINF5_CSI2_CTL_HS_TRAIL_EN_MASK (0x1 << 25) >> +#define SENINF5_CSI2_CTL_CLOCK_HS_OPTION_SHIFT 27 >> +#define SENINF5_CSI2_CTL_CLOCK_HS_OPTION_MASK (0x1 << 27) >> +#define SENINF5_CSI2_CTL_VS_OUT_CYCLE_NUMBER_SHIFT 28 >> +#define SENINF5_CSI2_CTL_VS_OUT_CYCLE_NUMBER_MASK (0x3 << 28) >> +#define SENINF5_CSI2_LNRC_TIMING 0x4A04 >> +#define SENINF5_CSI2_LNRC_TIMING_CLOCK_TERM_PARAMETER_SHIFT 0 >> +#define SENINF5_CSI2_LNRC_TIMING_CLOCK_TERM_PARAMETER_MASK (0xff << 0) >> +#define SENINF5_CSI2_LNRC_TIMING_CLOCK_SETTLE_PARAMETER_SHIFT 8 >> +#define SENINF5_CSI2_LNRC_TIMING_CLOCK_SETTLE_PARAMETER_MASK (0xff << 8) >> +#define SENINF5_CSI2_LNRD_TIMING 0x4A08 >> +#define SENINF5_CSI2_LNRD_TIMING_DATA_TERM_PARAMETER_SHIFT 0 >> +#define SENINF5_CSI2_LNRD_TIMING_DATA_TERM_PARAMETER_MASK (0xff << 0) >> +#define SENINF5_CSI2_LNRD_TIMING_DATA_SETTLE_PARAMETER_SHIFT 8 >> +#define SENINF5_CSI2_LNRD_TIMING_DATA_SETTLE_PARAMETER_MASK (0xff << 8) >> +#define SENINF5_CSI2_DPCM 0x4A0C >> +#define SENINF5_CSI2_DPCM_DPCM_MODE_SHIFT 0 >> +#define SENINF5_CSI2_DPCM_DPCM_MODE_MASK (0xf << 0) >> +#define SENINF5_CSI2_DPCM_DI_30_DPCM_EN_SHIFT 7 >> +#define SENINF5_CSI2_DPCM_DI_30_DPCM_EN_MASK (0x1 << 7) >> +#define SENINF5_CSI2_DPCM_DI_31_DPCM_EN_SHIFT 8 >> +#define SENINF5_CSI2_DPCM_DI_31_DPCM_EN_MASK (0x1 << 8) >> +#define SENINF5_CSI2_DPCM_DI_32_DPCM_EN_SHIFT 9 >> +#define SENINF5_CSI2_DPCM_DI_32_DPCM_EN_MASK (0x1 << 9) >> +#define SENINF5_CSI2_DPCM_DI_33_DPCM_EN_SHIFT 10 >> +#define SENINF5_CSI2_DPCM_DI_33_DPCM_EN_MASK (0x1 << 10) >> +#define SENINF5_CSI2_DPCM_DI_34_DPCM_EN_SHIFT 11 >> +#define SENINF5_CSI2_DPCM_DI_34_DPCM_EN_MASK (0x1 << 11) >> +#define SENINF5_CSI2_DPCM_DI_35_DPCM_EN_SHIFT 12 >> +#define SENINF5_CSI2_DPCM_DI_35_DPCM_EN_MASK (0x1 << 12) >> +#define SENINF5_CSI2_DPCM_DI_36_DPCM_EN_SHIFT 13 >> +#define SENINF5_CSI2_DPCM_DI_36_DPCM_EN_MASK (0x1 << 13) >> +#define SENINF5_CSI2_DPCM_DI_37_DPCM_EN_SHIFT 14 >> +#define SENINF5_CSI2_DPCM_DI_37_DPCM_EN_MASK (0x1 << 14) >> +#define SENINF5_CSI2_DPCM_DI_2A_DPCM_EN_SHIFT 15 >> +#define SENINF5_CSI2_DPCM_DI_2A_DPCM_EN_MASK (0x1 << 15) >> +#define SENINF5_CSI2_INT_EN 0x4A10 >> +#define SENINF5_CSI2_INT_EN_ERR_FRAME_SYNC_SHIFT 0 >> +#define SENINF5_CSI2_INT_EN_ERR_FRAME_SYNC_MASK (0x1 << 0) >> +#define SENINF5_CSI2_INT_EN_ERR_ID_SHIFT 1 >> +#define SENINF5_CSI2_INT_EN_ERR_ID_MASK (0x1 << 1) >> +#define SENINF5_CSI2_INT_EN_ERR_ECC_NO_ERROR_SHIFT 2 >> +#define SENINF5_CSI2_INT_EN_ERR_ECC_NO_ERROR_MASK (0x1 << 2) >> +#define SENINF5_CSI2_INT_EN_ERR_ECC_CORRECTED_SHIFT 3 >> +#define SENINF5_CSI2_INT_EN_ERR_ECC_CORRECTED_MASK (0x1 << 3) >> +#define SENINF5_CSI2_INT_EN_ERR_ECC_DOUBLE_SHIFT 4 >> +#define SENINF5_CSI2_INT_EN_ERR_ECC_DOUBLE_MASK (0x1 << 4) >> +#define SENINF5_CSI2_INT_EN_ERR_CRC_SHIFT 5 >> +#define SENINF5_CSI2_INT_EN_ERR_CRC_MASK (0x1 << 5) >> +#define SENINF5_CSI2_INT_EN_ERR_CRC_NO_ERROR_SHIFT 6 >> +#define SENINF5_CSI2_INT_EN_ERR_CRC_NO_ERROR_MASK (0x1 << 6) >> +#define SENINF5_CSI2_INT_EN_ERR_MULTI_LANE_SYNC_SHIFT 7 >> +#define SENINF5_CSI2_INT_EN_ERR_MULTI_LANE_SYNC_MASK (0x1 << 7) >> +#define SENINF5_CSI2_INT_EN_ERR_SOT_SYNC_HS_LNRD0_SHIFT 8 >> +#define SENINF5_CSI2_INT_EN_ERR_SOT_SYNC_HS_LNRD0_MASK (0x1 << 8) >> +#define SENINF5_CSI2_INT_EN_ERR_SOT_SYNC_HS_LNRD1_SHIFT 9 >> +#define SENINF5_CSI2_INT_EN_ERR_SOT_SYNC_HS_LNRD1_MASK (0x1 << 9) >> +#define SENINF5_CSI2_INT_EN_ERR_SOT_SYNC_HS_LNRD2_SHIFT 10 >> +#define SENINF5_CSI2_INT_EN_ERR_SOT_SYNC_HS_LNRD2_MASK (0x1 << 10) >> +#define SENINF5_CSI2_INT_EN_ERR_SOT_SYNC_HS_LNRD3_SHIFT 11 >> +#define SENINF5_CSI2_INT_EN_ERR_SOT_SYNC_HS_LNRD3_MASK (0x1 << 11) >> +#define SENINF5_CSI2_INT_EN_FS_SHIFT 12 >> +#define SENINF5_CSI2_INT_EN_FS_MASK (0x1 << 12) >> +#define SENINF5_CSI2_INT_EN_LS_SHIFT 13 >> +#define SENINF5_CSI2_INT_EN_LS_MASK (0x1 << 13) >> +#define SENINF5_CSI2_INT_EN_GS_SHIFT 14 >> +#define SENINF5_CSI2_INT_EN_GS_MASK (0x1 << 14) >> +#define SENINF5_CSI2_INT_EN_FE_SHIFT 15 >> +#define SENINF5_CSI2_INT_EN_FE_MASK (0x1 << 15) >> +#define SENINF5_CSI2_INT_EN_ERR_FRAME_SYNC_S0_SHIFT 16 >> +#define SENINF5_CSI2_INT_EN_ERR_FRAME_SYNC_S0_MASK (0x1 << 16) >> +#define SENINF5_CSI2_INT_EN_ERR_FRAME_SYNC_S1_SHIFT 17 >> +#define SENINF5_CSI2_INT_EN_ERR_FRAME_SYNC_S1_MASK (0x1 << 17) >> +#define SENINF5_CSI2_INT_EN_ERR_FRAME_SYNC_S2_SHIFT 18 >> +#define SENINF5_CSI2_INT_EN_ERR_FRAME_SYNC_S2_MASK (0x1 << 18) >> +#define SENINF5_CSI2_INT_EN_ERR_FRAME_SYNC_S3_SHIFT 19 >> +#define SENINF5_CSI2_INT_EN_ERR_FRAME_SYNC_S3_MASK (0x1 << 19) >> +#define SENINF5_CSI2_INT_EN_ERR_FRAME_SYNC_S4_SHIFT 20 >> +#define SENINF5_CSI2_INT_EN_ERR_FRAME_SYNC_S4_MASK (0x1 << 20) >> +#define SENINF5_CSI2_INT_EN_ERR_FRAME_SYNC_S5_SHIFT 21 >> +#define SENINF5_CSI2_INT_EN_ERR_FRAME_SYNC_S5_MASK (0x1 << 21) >> +#define SENINF5_CSI2_INT_EN_ERR_LANE_RESYNC_SHIFT 22 >> +#define SENINF5_CSI2_INT_EN_ERR_LANE_RESYNC_MASK (0x1 << 22) >> +#define SENINF5_CSI2_INT_EN_ERR_FRAME_SYNC_S6_SHIFT 23 >> +#define SENINF5_CSI2_INT_EN_ERR_FRAME_SYNC_S6_MASK (0x1 << 23) >> +#define SENINF5_CSI2_INT_EN_ERR_FRAME_SYNC_S7_SHIFT 24 >> +#define SENINF5_CSI2_INT_EN_ERR_FRAME_SYNC_S7_MASK (0x1 << 24) >> +#define SENINF5_CSI2_INT_EN_TRIO0_ESCAPE_CODE_DETECT_SHIFT 26 >> +#define SENINF5_CSI2_INT_EN_TRIO0_ESCAPE_CODE_DETECT_MASK (0x1 << 26) >> +#define SENINF5_CSI2_INT_EN_TRIO1_ESCAPE_CODE_DETECT_SHIFT 27 >> +#define SENINF5_CSI2_INT_EN_TRIO1_ESCAPE_CODE_DETECT_MASK (0x1 << 27) >> +#define SENINF5_CSI2_INT_EN_TRIO2_ESCAPE_CODE_DETECT_SHIFT 28 >> +#define SENINF5_CSI2_INT_EN_TRIO2_ESCAPE_CODE_DETECT_MASK (0x1 << 28) >> +#define SENINF5_CSI2_INT_EN_TRIO3_ESCAPE_CODE_DETECT_SHIFT 29 >> +#define SENINF5_CSI2_INT_EN_TRIO3_ESCAPE_CODE_DETECT_MASK (0x1 << 29) >> +#define SENINF5_CSI2_INT_EN_MERGE_FIFO_AF_SHIFT 30 >> +#define SENINF5_CSI2_INT_EN_MERGE_FIFO_AF_MASK (0x1 << 30) >> +#define SENINF5_CSI2_INT_EN_INT_WCLR_EN_SHIFT 31 >> +#define SENINF5_CSI2_INT_EN_INT_WCLR_EN_MASK (0x1 << 31) >> +#define SENINF5_CSI2_INT_STATUS 0x4A14 >> +#define SENINF5_CSI2_INT_STATUS_ERR_FRAME_SYNC_STA_SHIFT 0 >> +#define SENINF5_CSI2_INT_STATUS_ERR_FRAME_SYNC_STA_MASK (0x1 << 0) >> +#define SENINF5_CSI2_INT_STATUS_ERR_ID_STA_SHIFT 1 >> +#define SENINF5_CSI2_INT_STATUS_ERR_ID_STA_MASK (0x1 << 1) >> +#define SENINF5_CSI2_INT_STATUS_ERR_ECC_NO_ERROR_STA_SHIFT 2 >> +#define SENINF5_CSI2_INT_STATUS_ERR_ECC_NO_ERROR_STA_MASK (0x1 << 2) >> +#define SENINF5_CSI2_INT_STATUS_ERR_ECC_CORRECTED_STA_SHIFT 3 >> +#define SENINF5_CSI2_INT_STATUS_ERR_ECC_CORRECTED_STA_MASK (0x1 << 3) >> +#define SENINF5_CSI2_INT_STATUS_ERR_ECC_DOUBLE_STA_SHIFT 4 >> +#define SENINF5_CSI2_INT_STATUS_ERR_ECC_DOUBLE_STA_MASK (0x1 << 4) >> +#define SENINF5_CSI2_INT_STATUS_ERR_CRC_STA_SHIFT 5 >> +#define SENINF5_CSI2_INT_STATUS_ERR_CRC_STA_MASK (0x1 << 5) >> +#define SENINF5_CSI2_INT_STATUS_ERR_MULTI_LANE_SYNC_STA_SHIFT 7 >> +#define SENINF5_CSI2_INT_STATUS_ERR_MULTI_LANE_SYNC_STA_MASK (0x1 << 7) >> +#define SENINF5_CSI2_INT_STATUS_ERR_SOT_SYNC_HS_LNRD0_STA_SHIFT 8 >> +#define SENINF5_CSI2_INT_STATUS_ERR_SOT_SYNC_HS_LNRD0_STA_MASK (0x1 << 8) >> +#define SENINF5_CSI2_INT_STATUS_ERR_SOT_SYNC_HS_LNRD1_STA_SHIFT 9 >> +#define SENINF5_CSI2_INT_STATUS_ERR_SOT_SYNC_HS_LNRD1_STA_MASK (0x1 << 9) >> +#define SENINF5_CSI2_INT_STATUS_ERR_SOT_SYNC_HS_LNRD2_STA_SHIFT 10 >> +#define SENINF5_CSI2_INT_STATUS_ERR_SOT_SYNC_HS_LNRD2_STA_MASK (0x1 << 10) >> +#define SENINF5_CSI2_INT_STATUS_ERR_SOT_SYNC_HS_LNRD3_STA_SHIFT 11 >> +#define SENINF5_CSI2_INT_STATUS_ERR_SOT_SYNC_HS_LNRD3_STA_MASK (0x1 << 11) >> +#define SENINF5_CSI2_INT_STATUS_FS_STA_SHIFT 12 >> +#define SENINF5_CSI2_INT_STATUS_FS_STA_MASK (0x1 << 12) >> +#define SENINF5_CSI2_INT_STATUS_LS_STA_SHIFT 13 >> +#define SENINF5_CSI2_INT_STATUS_LS_STA_MASK (0x1 << 13) >> +#define SENINF5_CSI2_INT_STATUS_GS_STA_SHIFT 14 >> +#define SENINF5_CSI2_INT_STATUS_GS_STA_MASK (0x1 << 14) >> +#define SENINF5_CSI2_INT_STATUS_FE_STA_SHIFT 15 >> +#define SENINF5_CSI2_INT_STATUS_FE_STA_MASK (0x1 << 15) >> +#define SENINF5_CSI2_INT_STATUS_ERR_FRAME_SYNC_S0_STA_SHIFT 16 >> +#define SENINF5_CSI2_INT_STATUS_ERR_FRAME_SYNC_S0_STA_MASK (0x1 << 16) >> +#define SENINF5_CSI2_INT_STATUS_ERR_FRAME_SYNC_S1_STA_SHIFT 17 >> +#define SENINF5_CSI2_INT_STATUS_ERR_FRAME_SYNC_S1_STA_MASK (0x1 << 17) >> +#define SENINF5_CSI2_INT_STATUS_ERR_FRAME_SYNC_S2_STA_SHIFT 18 >> +#define SENINF5_CSI2_INT_STATUS_ERR_FRAME_SYNC_S2_STA_MASK (0x1 << 18) >> +#define SENINF5_CSI2_INT_STATUS_ERR_FRAME_SYNC_S3_STA_SHIFT 19 >> +#define SENINF5_CSI2_INT_STATUS_ERR_FRAME_SYNC_S3_STA_MASK (0x1 << 19) >> +#define SENINF5_CSI2_INT_STATUS_ERR_FRAME_SYNC_S4_STA_SHIFT 20 >> +#define SENINF5_CSI2_INT_STATUS_ERR_FRAME_SYNC_S4_STA_MASK (0x1 << 20) >> +#define SENINF5_CSI2_INT_STATUS_ERR_FRAME_SYNC_S5_STA_SHIFT 21 >> +#define SENINF5_CSI2_INT_STATUS_ERR_FRAME_SYNC_S5_STA_MASK (0x1 << 21) >> +#define SENINF5_CSI2_INT_STATUS_ERR_LANE_RESYNC_STA_SHIFT 22 >> +#define SENINF5_CSI2_INT_STATUS_ERR_LANE_RESYNC_STA_MASK (0x1 << 22) >> +#define SENINF5_CSI2_INT_STATUS_ERR_FRAME_SYNC_S6_STA_SHIFT 23 >> +#define SENINF5_CSI2_INT_STATUS_ERR_FRAME_SYNC_S6_STA_MASK (0x1 << 23) >> +#define SENINF5_CSI2_INT_STATUS_ERR_FRAME_SYNC_S7_STA_SHIFT 24 >> +#define SENINF5_CSI2_INT_STATUS_ERR_FRAME_SYNC_S7_STA_MASK (0x1 << 24) >> +#define SENINF5_CSI2_INT_STATUS_TRIO0_ESCAPE_CODE_DETECT_STA_SHIFT 26 >> +#define SENINF5_CSI2_INT_STATUS_TRIO0_ESCAPE_CODE_DETECT_STA_MASK (0x1 << 26) >> +#define SENINF5_CSI2_INT_STATUS_TRIO1_ESCAPE_CODE_DETECT_STA_SHIFT 27 >> +#define SENINF5_CSI2_INT_STATUS_TRIO1_ESCAPE_CODE_DETECT_STA_MASK (0x1 << 27) >> +#define SENINF5_CSI2_INT_STATUS_TRIO2_ESCAPE_CODE_DETECT_STA_SHIFT 28 >> +#define SENINF5_CSI2_INT_STATUS_TRIO2_ESCAPE_CODE_DETECT_STA_MASK (0x1 << 28) >> +#define SENINF5_CSI2_INT_STATUS_TRIO3_ESCAPE_CODE_DETECT_STA_SHIFT 29 >> +#define SENINF5_CSI2_INT_STATUS_TRIO3_ESCAPE_CODE_DETECT_STA_MASK (0x1 << 29) >> +#define SENINF5_CSI2_INT_STATUS_MERGE_FIFO_AF_SHIFT 30 >> +#define SENINF5_CSI2_INT_STATUS_MERGE_FIFO_AF_MASK (0x1 << 30) >> +#define SENINF5_CSI2_DGB_SEL 0x4A18 >> +#define SENINF5_CSI2_DGB_SEL_DEBUG_SEL_SHIFT 0 >> +#define SENINF5_CSI2_DGB_SEL_DEBUG_SEL_MASK (0xff << 0) >> +#define SENINF5_CSI2_DGB_SEL_DEBUG_EN_SHIFT 31 >> +#define SENINF5_CSI2_DGB_SEL_DEBUG_EN_MASK (0x1 << 31) >> +#define SENINF5_CSI2_DBG_PORT 0x4A1C >> +#define SENINF5_CSI2_DBG_PORT_CTL_DBG_PORT_SHIFT 0 >> +#define SENINF5_CSI2_DBG_PORT_CTL_DBG_PORT_MASK (0xffff << 0) >> +#define SENINF5_CSI2_SPARE0 0x4A20 >> +#define SENINF5_CSI2_SPARE0_SPARE0_SHIFT 0 >> +#define SENINF5_CSI2_SPARE0_SPARE0_MASK (0xffffffff << 0) >> +#define SENINF5_CSI2_SPARE1 0x4A24 >> +#define SENINF5_CSI2_SPARE1_SPARE1_SHIFT 0 >> +#define SENINF5_CSI2_SPARE1_SPARE1_MASK (0xffffffff << 0) >> +#define SENINF5_CSI2_LNRC_FSM 0x4A28 >> +#define SENINF5_CSI2_LNRC_FSM_LNRC_RX_FSM_SHIFT 0 >> +#define SENINF5_CSI2_LNRC_FSM_LNRC_RX_FSM_MASK (0x3f << 0) >> +#define SENINF5_CSI2_LNRD_FSM 0x4A2C >> +#define SENINF5_CSI2_LNRD_FSM_LNRD0_RX_FSM_SHIFT 0 >> +#define SENINF5_CSI2_LNRD_FSM_LNRD0_RX_FSM_MASK (0x7f << 0) >> +#define SENINF5_CSI2_LNRD_FSM_LNRD1_RX_FSM_SHIFT 8 >> +#define SENINF5_CSI2_LNRD_FSM_LNRD1_RX_FSM_MASK (0x7f << 8) >> +#define SENINF5_CSI2_LNRD_FSM_LNRD2_RX_FSM_SHIFT 16 >> +#define SENINF5_CSI2_LNRD_FSM_LNRD2_RX_FSM_MASK (0x7f << 16) >> +#define SENINF5_CSI2_LNRD_FSM_LNRD3_RX_FSM_SHIFT 24 >> +#define SENINF5_CSI2_LNRD_FSM_LNRD3_RX_FSM_MASK (0x7f << 24) >> +#define SENINF5_CSI2_FRAME_LINE_NUM 0x4A30 >> +#define SENINF5_CSI2_FRAME_LINE_NUM_FRAME_NUM_SHIFT 0 >> +#define SENINF5_CSI2_FRAME_LINE_NUM_FRAME_NUM_MASK (0xffff << 0) >> +#define SENINF5_CSI2_FRAME_LINE_NUM_LINE_NUM_SHIFT 16 >> +#define SENINF5_CSI2_FRAME_LINE_NUM_LINE_NUM_MASK (0xffff << 16) >> +#define SENINF5_CSI2_GENERIC_SHORT 0x4A34 >> +#define SENINF5_CSI2_GENERIC_SHORT_GENERIC_SHORT_PACKET_DT_SHIFT 0 >> +#define SENINF5_CSI2_GENERIC_SHORT_GENERIC_SHORT_PACKET_DT_MASK (0x3f << 0) >> +#define SENINF5_CSI2_GENERIC_SHORT_GENERIC_SHORT_PACKET_DATA_SHIFT 16 >> +#define SENINF5_CSI2_GENERIC_SHORT_GENERIC_SHORT_PACKET_DATA_MASK \ >> +(0xffff << 16) >> +#define SENINF5_CSI2_HSRX_DBG 0x4A38 >> +#define SENINF5_CSI2_HSRX_DBG_DATA_LANE0_HSRX_EN_SHIFT 0 >> +#define SENINF5_CSI2_HSRX_DBG_DATA_LANE0_HSRX_EN_MASK (0x1 << 0) >> +#define SENINF5_CSI2_HSRX_DBG_DATA_LANE1_HSRX_EN_SHIFT 1 >> +#define SENINF5_CSI2_HSRX_DBG_DATA_LANE1_HSRX_EN_MASK (0x1 << 1) >> +#define SENINF5_CSI2_HSRX_DBG_DATA_LANE2_HSRX_EN_SHIFT 2 >> +#define SENINF5_CSI2_HSRX_DBG_DATA_LANE2_HSRX_EN_MASK (0x1 << 2) >> +#define SENINF5_CSI2_HSRX_DBG_DATA_LANE3_HSRX_EN_SHIFT 3 >> +#define SENINF5_CSI2_HSRX_DBG_DATA_LANE3_HSRX_EN_MASK (0x1 << 3) >> +#define SENINF5_CSI2_HSRX_DBG_CLOCK_LANE_HSRX_EN_SHIFT 4 >> +#define SENINF5_CSI2_HSRX_DBG_CLOCK_LANE_HSRX_EN_MASK (0x1 << 4) >> +#define SENINF5_CSI2_DI 0x4A3C >> +#define SENINF5_CSI2_DI_VC0_SHIFT 0 >> +#define SENINF5_CSI2_DI_VC0_MASK (0x3 << 0) >> +#define SENINF5_CSI2_DI_DT0_SHIFT 2 >> +#define SENINF5_CSI2_DI_DT0_MASK (0x3f << 2) >> +#define SENINF5_CSI2_DI_VC1_SHIFT 8 >> +#define SENINF5_CSI2_DI_VC1_MASK (0x3 << 8) >> +#define SENINF5_CSI2_DI_DT1_SHIFT 10 >> +#define SENINF5_CSI2_DI_DT1_MASK (0x3f << 10) >> +#define SENINF5_CSI2_DI_VC2_SHIFT 16 >> +#define SENINF5_CSI2_DI_VC2_MASK (0x3 << 16) >> +#define SENINF5_CSI2_DI_DT2_SHIFT 18 >> +#define SENINF5_CSI2_DI_DT2_MASK (0x3f << 18) >> +#define SENINF5_CSI2_DI_VC3_SHIFT 24 >> +#define SENINF5_CSI2_DI_VC3_MASK (0x3 << 24) >> +#define SENINF5_CSI2_DI_DT3_SHIFT 26 >> +#define SENINF5_CSI2_DI_DT3_MASK (0x3f << 26) >> +#define SENINF5_CSI2_HS_TRAIL 0x4A40 >> +#define SENINF5_CSI2_HS_TRAIL_HS_TRAIL_PARAMETER_SHIFT 0 >> +#define SENINF5_CSI2_HS_TRAIL_HS_TRAIL_PARAMETER_MASK (0xff << 0) >> +#define SENINF5_CSI2_DI_CTRL 0x4A44 >> +#define SENINF5_CSI2_DI_CTRL_VC0_INTERLEAVING_SHIFT 0 >> +#define SENINF5_CSI2_DI_CTRL_VC0_INTERLEAVING_MASK (0x1 << 0) >> +#define SENINF5_CSI2_DI_CTRL_DT0_INTERLEAVING_SHIFT 1 >> +#define SENINF5_CSI2_DI_CTRL_DT0_INTERLEAVING_MASK (0x3 << 1) >> +#define SENINF5_CSI2_DI_CTRL_VC1_INTERLEAVING_SHIFT 8 >> +#define SENINF5_CSI2_DI_CTRL_VC1_INTERLEAVING_MASK (0x1 << 8) >> +#define SENINF5_CSI2_DI_CTRL_DT1_INTERLEAVING_SHIFT 9 >> +#define SENINF5_CSI2_DI_CTRL_DT1_INTERLEAVING_MASK (0x3 << 9) >> +#define SENINF5_CSI2_DI_CTRL_VC2_INTERLEAVING_SHIFT 16 >> +#define SENINF5_CSI2_DI_CTRL_VC2_INTERLEAVING_MASK (0x1 << 16) >> +#define SENINF5_CSI2_DI_CTRL_DT2_INTERLEAVING_SHIFT 17 >> +#define SENINF5_CSI2_DI_CTRL_DT2_INTERLEAVING_MASK (0x3 << 17) >> +#define SENINF5_CSI2_DI_CTRL_VC3_INTERLEAVING_SHIFT 24 >> +#define SENINF5_CSI2_DI_CTRL_VC3_INTERLEAVING_MASK (0x1 << 24) >> +#define SENINF5_CSI2_DI_CTRL_DT3_INTERLEAVING_SHIFT 25 >> +#define SENINF5_CSI2_DI_CTRL_DT3_INTERLEAVING_MASK (0x3 << 25) >> +#define SENINF5_CSI2_DETECT_CON1 0x4A4C >> +#define SENINF5_CSI2_DETECT_CON1_DETECT_SYNC_DISABLE_SHIFT 0 >> +#define SENINF5_CSI2_DETECT_CON1_DETECT_SYNC_DISABLE_MASK (0x1 << 0) >> +#define SENINF5_CSI2_DETECT_CON1_DETECT_SYNC_MASK_SHIFT 1 >> +#define SENINF5_CSI2_DETECT_CON1_DETECT_SYNC_MASK_MASK (0x7f << 1) >> +#define SENINF5_CSI2_DETECT_CON1_SYNC_WORD_SHIFT 8 >> +#define SENINF5_CSI2_DETECT_CON1_SYNC_WORD_MASK (0x1fffff << 8) >> +#define SENINF5_CSI2_DETECT_CON2 0x4A50 >> +#define SENINF5_CSI2_DETECT_CON2_DETECT_ESCAPE_DISABLE_SHIFT 0 >> +#define SENINF5_CSI2_DETECT_CON2_DETECT_ESCAPE_DISABLE_MASK (0x1 << 0) >> +#define SENINF5_CSI2_DETECT_CON2_DETECT_ESCAPE_MASK_SHIFT 1 >> +#define SENINF5_CSI2_DETECT_CON2_DETECT_ESCAPE_MASK_MASK (0x7f << 1) >> +#define SENINF5_CSI2_DETECT_CON2_ESCAPE_WORD_SHIFT 8 >> +#define SENINF5_CSI2_DETECT_CON2_ESCAPE_WORD_MASK (0x1fffff << 8) >> +#define SENINF5_CSI2_DETECT_CON3 0x4A54 >> +#define SENINF5_CSI2_DETECT_CON3_DETECT_POST_DISABLE_SHIFT 0 >> +#define SENINF5_CSI2_DETECT_CON3_DETECT_POST_DISABLE_MASK (0x1 << 0) >> +#define SENINF5_CSI2_DETECT_CON3_DETECT_POST_MASK_SHIFT 1 >> +#define SENINF5_CSI2_DETECT_CON3_DETECT_POST_MASK_MASK (0x7f << 1) >> +#define SENINF5_CSI2_DETECT_CON3_POST_WORD_SHIFT 8 >> +#define SENINF5_CSI2_DETECT_CON3_POST_WORD_MASK (0x1fffff << 8) >> +#define SENINF5_CSI2_RLR0_CON0 0x4A58 >> +#define SENINF5_CSI2_RLR0_CON0_RLR0_PRBS_PATTERN_SEL_SHIFT 0 >> +#define SENINF5_CSI2_RLR0_CON0_RLR0_PRBS_PATTERN_SEL_MASK (0xff << 0) >> +#define SENINF5_CSI2_RLR0_CON0_RLR0_PRBS_SEED_0_SHIFT 8 >> +#define SENINF5_CSI2_RLR0_CON0_RLR0_PRBS_SEED_0_MASK (0xff << 8) >> +#define SENINF5_CSI2_RLR0_CON0_RLR0_PRBS_SEED_1_SHIFT 16 >> +#define SENINF5_CSI2_RLR0_CON0_RLR0_PRBS_SEED_1_MASK (0xff << 16) >> +#define SENINF5_CSI2_RLR0_CON0_RLR0_PRBS_SEED_2_SHIFT 24 >> +#define SENINF5_CSI2_RLR0_CON0_RLR0_PRBS_SEED_2_MASK (0xff << 24) >> +#define SENINF5_CSI2_RLR1_CON0 0x4A5C >> +#define SENINF5_CSI2_RLR1_CON0_RLR1_PRBS_PATTERN_SEL_SHIFT 0 >> +#define SENINF5_CSI2_RLR1_CON0_RLR1_PRBS_PATTERN_SEL_MASK (0xff << 0) >> +#define SENINF5_CSI2_RLR1_CON0_RLR1_PRBS_SEED_0_SHIFT 8 >> +#define SENINF5_CSI2_RLR1_CON0_RLR1_PRBS_SEED_0_MASK (0xff << 8) >> +#define SENINF5_CSI2_RLR1_CON0_RLR1_PRBS_SEED_1_SHIFT 16 >> +#define SENINF5_CSI2_RLR1_CON0_RLR1_PRBS_SEED_1_MASK (0xff << 16) >> +#define SENINF5_CSI2_RLR1_CON0_RLR1_PRBS_SEED_2_SHIFT 24 >> +#define SENINF5_CSI2_RLR1_CON0_RLR1_PRBS_SEED_2_MASK (0xff << 24) >> +#define SENINF5_CSI2_RLR2_CON0 0x4A60 >> +#define SENINF5_CSI2_RLR2_CON0_RLR2_PRBS_PATTERN_SEL_SHIFT 0 >> +#define SENINF5_CSI2_RLR2_CON0_RLR2_PRBS_PATTERN_SEL_MASK (0xff << 0) >> +#define SENINF5_CSI2_RLR2_CON0_RLR2_PRBS_SEED_0_SHIFT 8 >> +#define SENINF5_CSI2_RLR2_CON0_RLR2_PRBS_SEED_0_MASK (0xff << 8) >> +#define SENINF5_CSI2_RLR2_CON0_RLR2_PRBS_SEED_1_SHIFT 16 >> +#define SENINF5_CSI2_RLR2_CON0_RLR2_PRBS_SEED_1_MASK (0xff << 16) >> +#define SENINF5_CSI2_RLR2_CON0_RLR2_PRBS_SEED_2_SHIFT 24 >> +#define SENINF5_CSI2_RLR2_CON0_RLR2_PRBS_SEED_2_MASK (0xff << 24) >> +#define SENINF5_CSI2_RLR_CON0 0x4A64 >> +#define SENINF5_CSI2_RLR_CON0_RLRN_PRBS_PATTERN_SEL_SHIFT 0 >> +#define SENINF5_CSI2_RLR_CON0_RLRN_PRBS_PATTERN_SEL_MASK (0xff << 0) >> +#define SENINF5_CSI2_RLR_CON0_RLRN_PRBS_SEED_0_SHIFT 8 >> +#define SENINF5_CSI2_RLR_CON0_RLRN_PRBS_SEED_0_MASK (0xff << 8) >> +#define SENINF5_CSI2_RLR_CON0_RLRN_PRBS_SEED_1_SHIFT 16 >> +#define SENINF5_CSI2_RLR_CON0_RLRN_PRBS_SEED_1_MASK (0xff << 16) >> +#define SENINF5_CSI2_RLR_CON0_RLRN_PRBS_SEED_2_SHIFT 24 >> +#define SENINF5_CSI2_RLR_CON0_RLRN_PRBS_SEED_2_MASK (0xff << 24) >> +#define SENINF5_CSI2_MUX_CON 0x4A68 >> +#define SENINF5_CSI2_MUX_CON_DPHY_RX_EXTERNAL_EN_SHIFT 0 >> +#define SENINF5_CSI2_MUX_CON_DPHY_RX_EXTERNAL_EN_MASK (0x1 << 0) >> +#define SENINF5_CSI2_MUX_CON_CPHY_TX_EXTERNAL_EN_SHIFT 1 >> +#define SENINF5_CSI2_MUX_CON_CPHY_TX_EXTERNAL_EN_MASK (0x1 << 1) >> +#define SENINF5_CSI2_MUX_CON_CPHY_RX_EXTERNAL_EN_SHIFT 2 >> +#define SENINF5_CSI2_MUX_CON_CPHY_RX_EXTERNAL_EN_MASK (0x1 << 2) >> +#define SENINF5_CSI2_MUX_CON_RLR_PATTERN_DELAY_EN_SHIFT 3 >> +#define SENINF5_CSI2_MUX_CON_RLR_PATTERN_DELAY_EN_MASK (0x1 << 3) >> +#define SENINF5_CSI2_MUX_CON_POST_PACKET_IGNORE_EN_SHIFT 4 >> +#define SENINF5_CSI2_MUX_CON_POST_PACKET_IGNORE_EN_MASK (0x1 << 4) >> +#define SENINF5_CSI2_DETECT_DBG0 0x4A6C >> +#define SENINF5_CSI2_DETECT_DBG0_DETECT_SYNC_LANE0_ST_SHIFT 0 >> +#define SENINF5_CSI2_DETECT_DBG0_DETECT_SYNC_LANE0_ST_MASK (0x1 << 0) >> +#define SENINF5_CSI2_DETECT_DBG0_DETECT_ESCAPE_LANE0_ST_SHIFT 1 >> +#define SENINF5_CSI2_DETECT_DBG0_DETECT_ESCAPE_LANE0_ST_MASK (0x1 << 1) >> +#define SENINF5_CSI2_DETECT_DBG0_DETECT_POST_LANE0_ST_SHIFT 2 >> +#define SENINF5_CSI2_DETECT_DBG0_DETECT_POST_LANE0_ST_MASK (0x1 << 2) >> +#define SENINF5_CSI2_DETECT_DBG0_POSITION_SYNC_LANE0_ST_SHIFT 3 >> +#define SENINF5_CSI2_DETECT_DBG0_POSITION_SYNC_LANE0_ST_MASK (0xf << 3) >> +#define SENINF5_CSI2_DETECT_DBG0_POSITION_ESCAPE_LANE0_ST_SHIFT 7 >> +#define SENINF5_CSI2_DETECT_DBG0_POSITION_ESCAPE_LANE0_ST_MASK (0xf << 7) >> +#define SENINF5_CSI2_DETECT_DBG0_DETECT_SYNC_LANE1_ST_SHIFT 12 >> +#define SENINF5_CSI2_DETECT_DBG0_DETECT_SYNC_LANE1_ST_MASK (0x1 << 12) >> +#define SENINF5_CSI2_DETECT_DBG0_DETECT_ESCAPE_LANE1_ST_SHIFT 13 >> +#define SENINF5_CSI2_DETECT_DBG0_DETECT_ESCAPE_LANE1_ST_MASK (0x1 << 13) >> +#define SENINF5_CSI2_DETECT_DBG0_DETECT_POST_LANE1_ST_SHIFT 14 >> +#define SENINF5_CSI2_DETECT_DBG0_DETECT_POST_LANE1_ST_MASK (0x1 << 14) >> +#define SENINF5_CSI2_DETECT_DBG0_POSITION_SYNC_LANE1_ST_SHIFT 15 >> +#define SENINF5_CSI2_DETECT_DBG0_POSITION_SYNC_LANE1_ST_MASK (0xf << 15) >> +#define SENINF5_CSI2_DETECT_DBG0_POSITION_ESCAPE_LANE1_ST_SHIFT 19 >> +#define SENINF5_CSI2_DETECT_DBG0_POSITION_ESCAPE_LANE1_ST_MASK (0xf << 19) >> +#define SENINF5_CSI2_DETECT_DBG0_DETECT_SYNC_LANE2_ST_SHIFT 24 >> +#define SENINF5_CSI2_DETECT_DBG0_DETECT_SYNC_LANE2_ST_MASK (0x1 << 24) >> +#define SENINF5_CSI2_DETECT_DBG0_DETECT_ESCAPE_LANE2_ST_SHIFT 25 >> +#define SENINF5_CSI2_DETECT_DBG0_DETECT_ESCAPE_LANE2_ST_MASK (0x1 << 25) >> +#define SENINF5_CSI2_DETECT_DBG0_DETECT_POST_LANE2_ST_SHIFT 26 >> +#define SENINF5_CSI2_DETECT_DBG0_DETECT_POST_LANE2_ST_MASK (0x1 << 26) >> +#define SENINF5_CSI2_DETECT_DBG0_POSITION_SYNC_LANE2_ST_SHIFT 27 >> +#define SENINF5_CSI2_DETECT_DBG0_POSITION_SYNC_LANE2_ST_MASK (0xf << 27) >> +#define SENINF5_CSI2_DETECT_DBG1 0x4A70 >> +#define SENINF5_CSI2_DETECT_DBG1_POSITION_ESCAPE_LANE2_ST_SHIFT 0 >> +#define SENINF5_CSI2_DETECT_DBG1_POSITION_ESCAPE_LANE2_ST_MASK (0xf << 0) >> +#define SENINF5_CSI2_RESYNC_MERGE_CTL 0x4A74 >> +#define SENINF5_CSI2_RESYNC_MERGE_CTL_CPHY_LANE_RESYNC_CNT_SHIFT 0 >> +#define SENINF5_CSI2_RESYNC_MERGE_CTL_CPHY_LANE_RESYNC_CNT_MASK (0x7 << 0) >> +#define SENINF5_CSI2_RESYNC_MERGE_CTL_LANE_RESYNC_FLUSH_EN_SHIFT 8 >> +#define SENINF5_CSI2_RESYNC_MERGE_CTL_LANE_RESYNC_FLUSH_EN_MASK (0x1 << 8) >> +#define SENINF5_CSI2_RESYNC_MERGE_CTL_LANE_RESYNC_DATAOUT_OPTION_SHIFT 9 >> +#define SENINF5_CSI2_RESYNC_MERGE_CTL_LANE_RESYNC_DATAOUT_OPTION_MASK \ >> +(0x1 << 9) >> +#define SENINF5_CSI2_RESYNC_MERGE_CTL_BYPASS_LANE_RESYNC_SHIFT 10 >> +#define SENINF5_CSI2_RESYNC_MERGE_CTL_BYPASS_LANE_RESYNC_MASK (0x1 << 10) >> +#define SENINF5_CSI2_RESYNC_MERGE_CTL_CDPHY_SEL_SHIFT 11 >> +#define SENINF5_CSI2_RESYNC_MERGE_CTL_CDPHY_SEL_MASK (0x1 << 11) >> +#define SENINF5_CSI2_CTRL_TRIO_MUX 0x4A78 >> +#define SENINF5_CSI2_CTRL_TRIO_MUX_TRIO0_MUX_SHIFT 0 >> +#define SENINF5_CSI2_CTRL_TRIO_MUX_TRIO0_MUX_MASK (0x7 << 0) >> +#define SENINF5_CSI2_CTRL_TRIO_MUX_TRIO1_MUX_SHIFT 3 >> +#define SENINF5_CSI2_CTRL_TRIO_MUX_TRIO1_MUX_MASK (0x7 << 3) >> +#define SENINF5_CSI2_CTRL_TRIO_MUX_TRIO2_MUX_SHIFT 6 >> +#define SENINF5_CSI2_CTRL_TRIO_MUX_TRIO2_MUX_MASK (0x7 << 6) >> +#define SENINF5_CSI2_CTRL_TRIO_MUX_TRIO3_MUX_SHIFT 9 >> +#define SENINF5_CSI2_CTRL_TRIO_MUX_TRIO3_MUX_MASK (0x7 << 9) >> +#define SENINF5_CSI2_CTRL_TRIO_CON 0x4A7C >> +#define SENINF5_CSI2_CTRL_TRIO_CON_TRIO0_LPRX_EN_SHIFT 0 >> +#define SENINF5_CSI2_CTRL_TRIO_CON_TRIO0_LPRX_EN_MASK (0x1 << 0) >> +#define SENINF5_CSI2_CTRL_TRIO_CON_TRIO0_HSRX_EN_SHIFT 1 >> +#define SENINF5_CSI2_CTRL_TRIO_CON_TRIO0_HSRX_EN_MASK (0x1 << 1) >> +#define SENINF5_CSI2_CTRL_TRIO_CON_TRIO1_LPRX_EN_SHIFT 2 >> +#define SENINF5_CSI2_CTRL_TRIO_CON_TRIO1_LPRX_EN_MASK (0x1 << 2) >> +#define SENINF5_CSI2_CTRL_TRIO_CON_TRIO1_HSRX_EN_SHIFT 3 >> +#define SENINF5_CSI2_CTRL_TRIO_CON_TRIO1_HSRX_EN_MASK (0x1 << 3) >> +#define SENINF5_CSI2_CTRL_TRIO_CON_TRIO2_LPRX_EN_SHIFT 4 >> +#define SENINF5_CSI2_CTRL_TRIO_CON_TRIO2_LPRX_EN_MASK (0x1 << 4) >> +#define SENINF5_CSI2_CTRL_TRIO_CON_TRIO2_HSRX_EN_SHIFT 5 >> +#define SENINF5_CSI2_CTRL_TRIO_CON_TRIO2_HSRX_EN_MASK (0x1 << 5) >> +#define SENINF5_CSI2_CTRL_TRIO_CON_TRIO3_LPRX_EN_SHIFT 6 >> +#define SENINF5_CSI2_CTRL_TRIO_CON_TRIO3_LPRX_EN_MASK (0x1 << 6) >> +#define SENINF5_CSI2_CTRL_TRIO_CON_TRIO3_HSRX_EN_SHIFT 7 >> +#define SENINF5_CSI2_CTRL_TRIO_CON_TRIO3_HSRX_EN_MASK (0x1 << 7) >> +#define SENINF5_FIX_ADDR_CPHY0_DBG 0x4A80 >> +#define SENINF5_FIX_ADDR_CPHY0_DBG_ERROR_COUNT_CPHY0_SHIFT 16 >> +#define SENINF5_FIX_ADDR_CPHY0_DBG_ERROR_COUNT_CPHY0_MASK (0xff << 16) >> +#define SENINF5_FIX_ADDR_CPHY0_DBG_WORD_COUNT_OVER_FLOAT_CPHY0_SHIFT 24 >> +#define SENINF5_FIX_ADDR_CPHY0_DBG_WORD_COUNT_OVER_FLOAT_CPHY0_MASK (0x1 << 24) >> +#define SENINF5_FIX_ADDR_CPHY1_DBG 0x4A84 >> +#define SENINF5_FIX_ADDR_CPHY1_DBG_ERROR_COUNT_CPHY1_SHIFT 16 >> +#define SENINF5_FIX_ADDR_CPHY1_DBG_ERROR_COUNT_CPHY1_MASK (0xff << 16) >> +#define SENINF5_FIX_ADDR_CPHY1_DBG_WORD_COUNT_OVER_FLOAT_CPHY1_SHIFT 24 >> +#define SENINF5_FIX_ADDR_CPHY1_DBG_WORD_COUNT_OVER_FLOAT_CPHY1_MASK (0x1 << 24) >> +#define SENINF5_FIX_ADDR_CPHY2_DBG 0x4A88 >> +#define SENINF5_FIX_ADDR_CPHY2_DBG_ERROR_COUNT_CPHY2_SHIFT 16 >> +#define SENINF5_FIX_ADDR_CPHY2_DBG_ERROR_COUNT_CPHY2_MASK (0xff << 16) >> +#define SENINF5_FIX_ADDR_CPHY2_DBG_WORD_COUNT_OVER_FLOAT_CPHY2_SHIFT 24 >> +#define SENINF5_FIX_ADDR_CPHY2_DBG_WORD_COUNT_OVER_FLOAT_CPHY2_MASK (0x1 << 24) >> +#define SENINF5_FIX_ADDR_DBG 0x4A8C >> +#define SENINF5_FIX_ADDR_DBG_ERROR_COUNT_SHIFT 16 >> +#define SENINF5_FIX_ADDR_DBG_ERROR_COUNT_MASK (0xff << 16) >> +#define SENINF5_FIX_ADDR_DBG_WORD_COUNT_OVER_FLOAT_SHIFT 24 >> +#define SENINF5_FIX_ADDR_DBG_WORD_COUNT_OVER_FLOAT_MASK (0x1 << 24) >> +#define SENINF5_WIRE_STATE_DECODE_CPHY0_DBG0 0x4A90 >> +#define SENINF5_WIRE_STATE_DECODE_CPHY0_DBG0_SYMBOL_STREAM0_CPHY0_SHIFT 0 >> +#define SENINF5_WIRE_STATE_DECODE_CPHY0_DBG0_SYMBOL_STREAM0_CPHY0_MASK \ >> +(0xffffffff << 0) >> +#define SENINF5_WIRE_STATE_DECODE_CPHY0_DBG1 0x4A94 >> +#define SENINF5_WIRE_STATE_DECODE_CPHY0_DBG1_SYMBOL_STREAM1_CPHY0_SHIFT 0 >> +#define SENINF5_WIRE_STATE_DECODE_CPHY0_DBG1_SYMBOL_STREAM1_CPHY0_MASK \ >> +(0x3ff << 0) >> +#define SENINF5_WIRE_STATE_DECODE_CPHY0_DBG1_SYMBOL_STREAM_VALID_CPHY0_SHIFT 10 >> +#define SENINF5_WIRE_STATE_DECODE_CPHY0_DBG1_SYMBOL_STREAM_VALID_CPHY0_MASK \ >> +(0x1 << 10) >> +#define SENINF5_WIRE_STATE_DECODE_CPHY1_DBG0 0x4A98 >> +#define SENINF5_WIRE_STATE_DECODE_CPHY1_DBG0_SYMBOL_STREAM0_CPHY1_SHIFT 0 >> +#define SENINF5_WIRE_STATE_DECODE_CPHY1_DBG0_SYMBOL_STREAM0_CPHY1_MASK \ >> +(0xffffffff << 0) >> +#define SENINF5_WIRE_STATE_DECODE_CPHY1_DBG1 0x4A9C >> +#define SENINF5_WIRE_STATE_DECODE_CPHY1_DBG1_SYMBOL_STREAM1_CPHY1_SHIFT 0 >> +#define SENINF5_WIRE_STATE_DECODE_CPHY1_DBG1_SYMBOL_STREAM1_CPHY1_MASK \ >> +(0x3ff << 0) >> +#define SENINF5_WIRE_STATE_DECODE_CPHY1_DBG1_SYMBOL_STREAM_VALID_CPHY1_SHIFT 10 >> +#define SENINF5_WIRE_STATE_DECODE_CPHY1_DBG1_SYMBOL_STREAM_VALID_CPHY1_MASK \ >> +(0x1 << 10) >> +#define SENINF5_WIRE_STATE_DECODE_CPHY2_DBG0 0x4AA0 >> +#define SENINF5_WIRE_STATE_DECODE_CPHY2_DBG0_SYMBOL_STREAM0_CPHY2_SHIFT 0 >> +#define SENINF5_WIRE_STATE_DECODE_CPHY2_DBG0_SYMBOL_STREAM0_CPHY2_MASK \ >> +(0xffffffff << 0) >> +#define SENINF5_WIRE_STATE_DECODE_CPHY2_DBG1 0x4AA4 >> +#define SENINF5_WIRE_STATE_DECODE_CPHY2_DBG1_SYMBOL_STREAM1_CPHY2_SHIFT 0 >> +#define SENINF5_WIRE_STATE_DECODE_CPHY2_DBG1_SYMBOL_STREAM1_CPHY2_MASK \ >> +(0x3ff << 0) >> +#define SENINF5_WIRE_STATE_DECODE_CPHY2_DBG1_SYMBOL_STREAM_VALID_CPHY2_SHIFT 10 >> +#define SENINF5_WIRE_STATE_DECODE_CPHY2_DBG1_SYMBOL_STREAM_VALID_CPHY2_MASK \ >> +(0x1 << 10) >> +#define SENINF5_SYNC_RESYNC_CTL 0x4AA8 >> +#define SENINF5_SYNC_RESYNC_CTL_SYNC_DETECTION_SEL_SHIFT 0 >> +#define SENINF5_SYNC_RESYNC_CTL_SYNC_DETECTION_SEL_MASK (0x7 << 0) >> +#define SENINF5_SYNC_RESYNC_CTL_FLUSH_VALID_SHIFT 3 >> +#define SENINF5_SYNC_RESYNC_CTL_FLUSH_VALID_MASK (0x1 << 3) >> +#define SENINF5_POST_DETECT_CTL 0x4AAC >> +#define SENINF5_POST_DETECT_CTL_POST_DETECT_DISABLE_SHIFT 0 >> +#define SENINF5_POST_DETECT_CTL_POST_DETECT_DISABLE_MASK (0x1 << 0) >> +#define SENINF5_POST_DETECT_CTL_POST_EN_SHIFT 1 >> +#define SENINF5_POST_DETECT_CTL_POST_EN_MASK (0x1 << 1) >> +#define SENINF5_WIRE_STATE_DECODE_CONFIG 0x4AB0 >> +#define SENINF5_WIRE_STATE_DECODE_CONFIG_INIT_STATE_DECODE_SHIFT 0 >> +#define SENINF5_WIRE_STATE_DECODE_CONFIG_INIT_STATE_DECODE_MASK (0x7 << 0) >> +#define SENINF5_CSI2_CPHY_LNRD_FSM 0x4AB4 >> +#define SENINF5_CSI2_CPHY_LNRD_FSM_TRIO0_RX_FSM_SHIFT 8 >> +#define SENINF5_CSI2_CPHY_LNRD_FSM_TRIO0_RX_FSM_MASK (0x7f << 8) >> +#define SENINF5_CSI2_CPHY_LNRD_FSM_TRIO1_RX_FSM_SHIFT 16 >> +#define SENINF5_CSI2_CPHY_LNRD_FSM_TRIO1_RX_FSM_MASK (0x7f << 16) >> +#define SENINF5_CSI2_CPHY_LNRD_FSM_TRIO2_RX_FSM_SHIFT 24 >> +#define SENINF5_CSI2_CPHY_LNRD_FSM_TRIO2_RX_FSM_MASK (0x7f << 24) >> +#define SENINF5_FIX_ADDR_CPHY0_DBG0 0x4AB8 >> +#define SENINF5_FIX_ADDR_CPHY0_DBG0_WORD_COUNT_CPHY0_DBG0_SHIFT 0 >> +#define SENINF5_FIX_ADDR_CPHY0_DBG0_WORD_COUNT_CPHY0_DBG0_MASK (0xffffffff << 0) >> +#define SENINF5_FIX_ADDR_CPHY0_DBG1 0x4ABC >> +#define SENINF5_FIX_ADDR_CPHY0_DBG1_WORD_COUNT_CPHY0_DBG1_SHIFT 0 >> +#define SENINF5_FIX_ADDR_CPHY0_DBG1_WORD_COUNT_CPHY0_DBG1_MASK (0xffff << 0) >> +#define SENINF5_FIX_ADDR_CPHY0_DBG1_ERROR_RECORD_CPHY0_DBG0_SHIFT 16 >> +#define SENINF5_FIX_ADDR_CPHY0_DBG1_ERROR_RECORD_CPHY0_DBG0_MASK (0xffff << 16) >> +#define SENINF5_FIX_ADDR_CPHY0_DBG2 0x4AC0 >> +#define SENINF5_FIX_ADDR_CPHY0_DBG2_ERROR_RECORD_CPHY0_DBG1_SHIFT 0 >> +#define SENINF5_FIX_ADDR_CPHY0_DBG2_ERROR_RECORD_CPHY0_DBG1_MASK \ >> +(0xffffffff << 0) >> +#define SENINF5_FIX_ADDR_CPHY1_DBG0 0x4AC4 >> +#define SENINF5_FIX_ADDR_CPHY1_DBG0_WORD_COUNT_CPHY1_DBG0_SHIFT 0 >> +#define SENINF5_FIX_ADDR_CPHY1_DBG0_WORD_COUNT_CPHY1_DBG0_MASK (0xffffffff << 0) >> +#define SENINF5_FIX_ADDR_CPHY1_DBG1 0x4AC8 >> +#define SENINF5_FIX_ADDR_CPHY1_DBG1_WORD_COUNT_CPHY1_DBG1_SHIFT 0 >> +#define SENINF5_FIX_ADDR_CPHY1_DBG1_WORD_COUNT_CPHY1_DBG1_MASK (0xffff << 0) >> +#define SENINF5_FIX_ADDR_CPHY1_DBG1_ERROR_RECORD_CPHY1_DBG0_SHIFT 16 >> +#define SENINF5_FIX_ADDR_CPHY1_DBG1_ERROR_RECORD_CPHY1_DBG0_MASK (0xffff << 16) >> +#define SENINF5_FIX_ADDR_CPHY1_DBG2 0x4ACC >> +#define SENINF5_FIX_ADDR_CPHY1_DBG2_ERROR_RECORD_CPHY1_DBG1_SHIFT 0 >> +#define SENINF5_FIX_ADDR_CPHY1_DBG2_ERROR_RECORD_CPHY1_DBG1_MASK \ >> +(0xffffffff << 0) >> +#define SENINF5_FIX_ADDR_CPHY2_DBG0 0x4AD0 >> +#define SENINF5_FIX_ADDR_CPHY2_DBG0_WORD_COUNT_CPHY2_DBG0_SHIFT 0 >> +#define SENINF5_FIX_ADDR_CPHY2_DBG0_WORD_COUNT_CPHY2_DBG0_MASK (0xffffffff << 0) >> +#define SENINF5_FIX_ADDR_CPHY2_DBG1 0x4AD4 >> +#define SENINF5_FIX_ADDR_CPHY2_DBG1_WORD_COUNT_CPHY2_DBG1_SHIFT 0 >> +#define SENINF5_FIX_ADDR_CPHY2_DBG1_WORD_COUNT_CPHY2_DBG1_MASK (0xffff << 0) >> +#define SENINF5_FIX_ADDR_CPHY2_DBG1_ERROR_RECORD_CPHY2_DBG0_SHIFT 16 >> +#define SENINF5_FIX_ADDR_CPHY2_DBG1_ERROR_RECORD_CPHY2_DBG0_MASK (0xffff << 16) >> +#define SENINF5_FIX_ADDR_CPHY2_DBG2 0x4AD8 >> +#define SENINF5_FIX_ADDR_CPHY2_DBG2_ERROR_RECORD_CPHY2_DBG1_SHIFT 0 >> +#define SENINF5_FIX_ADDR_CPHY2_DBG2_ERROR_RECORD_CPHY2_DBG1_MASK \ >> +(0xffffffff << 0) >> +#define SENINF5_FIX_ADDR_DBG0 0x4ADC >> +#define SENINF5_FIX_ADDR_DBG0_WORD_COUNT_DBG0_SHIFT 0 >> +#define SENINF5_FIX_ADDR_DBG0_WORD_COUNT_DBG0_MASK (0xffffffff << 0) >> +#define SENINF5_FIX_ADDR_DBG1 0x4AE0 >> +#define SENINF5_FIX_ADDR_DBG1_WORD_COUNT_DBG1_SHIFT 0 >> +#define SENINF5_FIX_ADDR_DBG1_WORD_COUNT_DBG1_MASK (0xffff << 0) >> +#define SENINF5_FIX_ADDR_DBG1_ERROR_RECORD_DBG0_SHIFT 16 >> +#define SENINF5_FIX_ADDR_DBG1_ERROR_RECORD_DBG0_MASK (0xffff << 16) >> +#define SENINF5_FIX_ADDR_DBG2 0x4AE4 >> +#define SENINF5_FIX_ADDR_DBG2_ERROR_RECORD_DBG1_SHIFT 0 >> +#define SENINF5_FIX_ADDR_DBG2_ERROR_RECORD_DBG1_MASK (0xffffffff << 0) >> +#define SENINF5_CSI2_MODE 0x4AE8 >> +#define SENINF5_CSI2_MODE_CSR_CSI2_MODE_SHIFT 0 >> +#define SENINF5_CSI2_MODE_CSR_CSI2_MODE_MASK (0xff << 0) >> +#define SENINF5_CSI2_MODE_CSR_CSI2_HEADER_LEN_SHIFT 8 >> +#define SENINF5_CSI2_MODE_CSR_CSI2_HEADER_LEN_MASK (0x7 << 8) >> +#define SENINF5_CSI2_MODE_CSR_CPHY_DI_POS_SHIFT 16 >> +#define SENINF5_CSI2_MODE_CSR_CPHY_DI_POS_MASK (0xff << 16) >> +#define SENINF5_CSI2_MODE_CSR_CPHY_WC_POS_SHIFT 24 >> +#define SENINF5_CSI2_MODE_CSR_CPHY_WC_POS_MASK (0xff << 24) >> +#define SENINF5_CSI2_DI_EXT 0x4AF0 >> +#define SENINF5_CSI2_DI_EXT_VC4_SHIFT 0 >> +#define SENINF5_CSI2_DI_EXT_VC4_MASK (0x3 << 0) >> +#define SENINF5_CSI2_DI_EXT_DT4_SHIFT 2 >> +#define SENINF5_CSI2_DI_EXT_DT4_MASK (0x3f << 2) >> +#define SENINF5_CSI2_DI_EXT_VC5_SHIFT 8 >> +#define SENINF5_CSI2_DI_EXT_VC5_MASK (0x3 << 8) >> +#define SENINF5_CSI2_DI_EXT_DT5_SHIFT 10 >> +#define SENINF5_CSI2_DI_EXT_DT5_MASK (0x3f << 10) >> +#define SENINF5_CSI2_DI_CTRL_EXT 0x4AF4 >> +#define SENINF5_CSI2_DI_CTRL_EXT_VC4_INTERLEAVING_SHIFT 0 >> +#define SENINF5_CSI2_DI_CTRL_EXT_VC4_INTERLEAVING_MASK (0x1 << 0) >> +#define SENINF5_CSI2_DI_CTRL_EXT_DT4_INTERLEAVING_SHIFT 1 >> +#define SENINF5_CSI2_DI_CTRL_EXT_DT4_INTERLEAVING_MASK (0x3 << 1) >> +#define SENINF5_CSI2_DI_CTRL_EXT_VC5_INTERLEAVING_SHIFT 8 >> +#define SENINF5_CSI2_DI_CTRL_EXT_VC5_INTERLEAVING_MASK (0x1 << 8) >> +#define SENINF5_CSI2_DI_CTRL_EXT_DT5_INTERLEAVING_SHIFT 9 >> +#define SENINF5_CSI2_DI_CTRL_EXT_DT5_INTERLEAVING_MASK (0x3 << 9) >> +#define SENINF5_CSI2_CPHY_LOOPBACK 0x4AF8 >> +#define SENINF5_CSI2_CPHY_LOOPBACK_TRIGGER_SYNC_INIT_SHIFT 0 >> +#define SENINF5_CSI2_CPHY_LOOPBACK_TRIGGER_SYNC_INIT_MASK (0x1 << 0) >> +#define SENINF5_CSI2_CPHY_LOOPBACK_RELEASE_SYNC_INIT_SHIFT 1 >> +#define SENINF5_CSI2_CPHY_LOOPBACK_RELEASE_SYNC_INIT_MASK (0x1 << 1) >> +#define SENINF5_CSI2_PROGSEQ_0 0x4B00 >> +#define SENINF5_CSI2_PROGSEQ_0_PROGSEQ_S0_SHIFT 0 >> +#define SENINF5_CSI2_PROGSEQ_0_PROGSEQ_S0_MASK (0x7 << 0) >> +#define SENINF5_CSI2_PROGSEQ_0_PROGSEQ_S1_SHIFT 4 >> +#define SENINF5_CSI2_PROGSEQ_0_PROGSEQ_S1_MASK (0x7 << 4) >> +#define SENINF5_CSI2_PROGSEQ_0_PROGSEQ_S2_SHIFT 8 >> +#define SENINF5_CSI2_PROGSEQ_0_PROGSEQ_S2_MASK (0x7 << 8) >> +#define SENINF5_CSI2_PROGSEQ_0_PROGSEQ_S3_SHIFT 12 >> +#define SENINF5_CSI2_PROGSEQ_0_PROGSEQ_S3_MASK (0x7 << 12) >> +#define SENINF5_CSI2_PROGSEQ_0_PROGSEQ_S4_SHIFT 16 >> +#define SENINF5_CSI2_PROGSEQ_0_PROGSEQ_S4_MASK (0x7 << 16) >> +#define SENINF5_CSI2_PROGSEQ_0_PROGSEQ_S5_SHIFT 20 >> +#define SENINF5_CSI2_PROGSEQ_0_PROGSEQ_S5_MASK (0x7 << 20) >> +#define SENINF5_CSI2_PROGSEQ_0_PROGSEQ_S6_SHIFT 24 >> +#define SENINF5_CSI2_PROGSEQ_0_PROGSEQ_S6_MASK (0x7 << 24) >> +#define SENINF5_CSI2_PROGSEQ_0_PROGSEQ_S7_SHIFT 28 >> +#define SENINF5_CSI2_PROGSEQ_0_PROGSEQ_S7_MASK (0x7 << 28) >> +#define SENINF5_CSI2_PROGSEQ_1 0x4B04 >> +#define SENINF5_CSI2_PROGSEQ_1_PROGSEQ_S8_SHIFT 0 >> +#define SENINF5_CSI2_PROGSEQ_1_PROGSEQ_S8_MASK (0x7 << 0) >> +#define SENINF5_CSI2_PROGSEQ_1_PROGSEQ_S9_SHIFT 4 >> +#define SENINF5_CSI2_PROGSEQ_1_PROGSEQ_S9_MASK (0x7 << 4) >> +#define SENINF5_CSI2_PROGSEQ_1_PROGSEQ_S10_SHIFT 8 >> +#define SENINF5_CSI2_PROGSEQ_1_PROGSEQ_S10_MASK (0x7 << 8) >> +#define SENINF5_CSI2_PROGSEQ_1_PROGSEQ_S11_SHIFT 12 >> +#define SENINF5_CSI2_PROGSEQ_1_PROGSEQ_S11_MASK (0x7 << 12) >> +#define SENINF5_CSI2_PROGSEQ_1_PROGSEQ_S12_SHIFT 16 >> +#define SENINF5_CSI2_PROGSEQ_1_PROGSEQ_S12_MASK (0x7 << 16) >> +#define SENINF5_CSI2_PROGSEQ_1_PROGSEQ_S13_SHIFT 20 >> +#define SENINF5_CSI2_PROGSEQ_1_PROGSEQ_S13_MASK (0x7 << 20) >> +#define SENINF5_CSI2_INT_EN_EXT 0x4B10 >> +#define SENINF5_CSI2_INT_EN_EXT_DPHY0_RESYNC_FIFO_OVERFLOW_SHIFT 1 >> +#define SENINF5_CSI2_INT_EN_EXT_DPHY0_RESYNC_FIFO_OVERFLOW_MASK (0x1 << 1) >> +#define SENINF5_CSI2_INT_EN_EXT_DPHY1_RESYNC_FIFO_OVERFLOW_SHIFT 2 >> +#define SENINF5_CSI2_INT_EN_EXT_DPHY1_RESYNC_FIFO_OVERFLOW_MASK (0x1 << 2) >> +#define SENINF5_CSI2_INT_EN_EXT_DPHY2_RESYNC_FIFO_OVERFLOW_SHIFT 3 >> +#define SENINF5_CSI2_INT_EN_EXT_DPHY2_RESYNC_FIFO_OVERFLOW_MASK (0x1 << 3) >> +#define SENINF5_CSI2_INT_EN_EXT_DPHY3_RESYNC_FIFO_OVERFLOW_SHIFT 4 >> +#define SENINF5_CSI2_INT_EN_EXT_DPHY3_RESYNC_FIFO_OVERFLOW_MASK (0x1 << 4) >> +#define SENINF5_CSI2_INT_EN_EXT_ERR_SOT_SYNC_HS_TRIO0_SHIFT 8 >> +#define SENINF5_CSI2_INT_EN_EXT_ERR_SOT_SYNC_HS_TRIO0_MASK (0x1 << 8) >> +#define SENINF5_CSI2_INT_EN_EXT_ERR_SOT_SYNC_HS_TRIO1_SHIFT 9 >> +#define SENINF5_CSI2_INT_EN_EXT_ERR_SOT_SYNC_HS_TRIO1_MASK (0x1 << 9) >> +#define SENINF5_CSI2_INT_EN_EXT_ERR_SOT_SYNC_HS_TRIO2_SHIFT 10 >> +#define SENINF5_CSI2_INT_EN_EXT_ERR_SOT_SYNC_HS_TRIO2_MASK (0x1 << 10) >> +#define SENINF5_CSI2_INT_EN_EXT_ERR_SOT_SYNC_HS_TRIO3_SHIFT 11 >> +#define SENINF5_CSI2_INT_EN_EXT_ERR_SOT_SYNC_HS_TRIO3_MASK (0x1 << 11) >> +#define SENINF5_CSI2_INT_EN_EXT_INT_WCLR_EN_SHIFT 31 >> +#define SENINF5_CSI2_INT_EN_EXT_INT_WCLR_EN_MASK (0x1 << 31) >> +#define SENINF5_CSI2_INT_STATUS_EXT 0x4B14 >> +#define SENINF5_CSI2_INT_STATUS_EXT_DPHY0_RESYNC_FIFO_OVERFLOW_STA_SHIFT 1 >> +#define SENINF5_CSI2_INT_STATUS_EXT_DPHY0_RESYNC_FIFO_OVERFLOW_STA_MASK \ >> +(0x1 << 1) >> +#define SENINF5_CSI2_INT_STATUS_EXT_DPHY1_RESYNC_FIFO_OVERFLOW_STA_SHIFT 2 >> +#define SENINF5_CSI2_INT_STATUS_EXT_DPHY1_RESYNC_FIFO_OVERFLOW_STA_MASK \ >> +(0x1 << 2) >> +#define SENINF5_CSI2_INT_STATUS_EXT_DPHY2_RESYNC_FIFO_OVERFLOW_STA_SHIFT 3 >> +#define SENINF5_CSI2_INT_STATUS_EXT_DPHY2_RESYNC_FIFO_OVERFLOW_STA_MASK \ >> +(0x1 << 3) >> +#define SENINF5_CSI2_INT_STATUS_EXT_DPHY3_RESYNC_FIFO_OVERFLOW_STA_SHIFT 4 >> +#define SENINF5_CSI2_INT_STATUS_EXT_DPHY3_RESYNC_FIFO_OVERFLOW_STA_MASK \ >> +(0x1 << 4) >> +#define SENINF5_CSI2_INT_STATUS_EXT_ERR_SOT_SYNC_HS_TRIO0_SHIFT 8 >> +#define SENINF5_CSI2_INT_STATUS_EXT_ERR_SOT_SYNC_HS_TRIO0_MASK (0x1 << 8) >> +#define SENINF5_CSI2_INT_STATUS_EXT_ERR_SOT_SYNC_HS_TRIO1_SHIFT 9 >> +#define SENINF5_CSI2_INT_STATUS_EXT_ERR_SOT_SYNC_HS_TRIO1_MASK (0x1 << 9) >> +#define SENINF5_CSI2_INT_STATUS_EXT_ERR_SOT_SYNC_HS_TRIO2_SHIFT 10 >> +#define SENINF5_CSI2_INT_STATUS_EXT_ERR_SOT_SYNC_HS_TRIO2_MASK (0x1 << 10) >> +#define SENINF5_CSI2_INT_STATUS_EXT_ERR_SOT_SYNC_HS_TRIO3_SHIFT 11 >> +#define SENINF5_CSI2_INT_STATUS_EXT_ERR_SOT_SYNC_HS_TRIO3_MASK (0x1 << 11) >> +#define SENINF5_CSI2_CPHY_FIX_POINT_RST 0x4B18 >> +#define SENINF5_CSI2_CPHY_FIX_POINT_RST_CPHY_FIX_POINT_RST_SHIFT 0 >> +#define SENINF5_CSI2_CPHY_FIX_POINT_RST_CPHY_FIX_POINT_RST_MASK (0x1 << 0) >> +#define SENINF5_CSI2_CPHY_FIX_POINT_RST_CPHY_FIX_POINT_RST_MODE_SHIFT 1 >> +#define SENINF5_CSI2_CPHY_FIX_POINT_RST_CPHY_FIX_POINT_RST_MODE_MASK (0x1 << 1) >> +#define SENINF5_CSI2_RLR3_CON0 0x4B1C >> +#define SENINF5_CSI2_RLR3_CON0_RLR3_PRBS_PATTERN_SEL_SHIFT 0 >> +#define SENINF5_CSI2_RLR3_CON0_RLR3_PRBS_PATTERN_SEL_MASK (0xff << 0) >> +#define SENINF5_CSI2_RLR3_CON0_RLR3_PRBS_SEED_0_SHIFT 8 >> +#define SENINF5_CSI2_RLR3_CON0_RLR3_PRBS_SEED_0_MASK (0xff << 8) >> +#define SENINF5_CSI2_RLR3_CON0_RLR3_PRBS_SEED_1_SHIFT 16 >> +#define SENINF5_CSI2_RLR3_CON0_RLR3_PRBS_SEED_1_MASK (0xff << 16) >> +#define SENINF5_CSI2_RLR3_CON0_RLR3_PRBS_SEED_2_SHIFT 24 >> +#define SENINF5_CSI2_RLR3_CON0_RLR3_PRBS_SEED_2_MASK (0xff << 24) >> +#define SENINF5_CSI2_DPHY_SYNC 0x4B20 >> +#define SENINF5_CSI2_DPHY_SYNC_SYNC_SEQ_MASK_0_SHIFT 0 >> +#define SENINF5_CSI2_DPHY_SYNC_SYNC_SEQ_MASK_0_MASK (0xffff << 0) >> +#define SENINF5_CSI2_DPHY_SYNC_SYNC_SEQ_PAT_0_SHIFT 16 >> +#define SENINF5_CSI2_DPHY_SYNC_SYNC_SEQ_PAT_0_MASK (0xffff << 16) >> +#define SENINF5_CSI2_DESKEW_SYNC 0x4B24 >> +#define SENINF5_CSI2_DESKEW_SYNC_SYNC_SEQ_MASK_1_SHIFT 0 >> +#define SENINF5_CSI2_DESKEW_SYNC_SYNC_SEQ_MASK_1_MASK (0xffff << 0) >> +#define SENINF5_CSI2_DESKEW_SYNC_SYNC_SEQ_PAT_1_SHIFT 16 >> +#define SENINF5_CSI2_DESKEW_SYNC_SYNC_SEQ_PAT_1_MASK (0xffff << 16) >> +#define SENINF5_CSI2_DETECT_DBG2 0x4B28 >> +#define SENINF5_CSI2_DETECT_DBG2_DETECT_SYNC_LANE3_ST_SHIFT 0 >> +#define SENINF5_CSI2_DETECT_DBG2_DETECT_SYNC_LANE3_ST_MASK (0x1 << 0) >> +#define SENINF5_CSI2_DETECT_DBG2_DETECT_ESCAPE_LANE3_ST_SHIFT 1 >> +#define SENINF5_CSI2_DETECT_DBG2_DETECT_ESCAPE_LANE3_ST_MASK (0x1 << 1) >> +#define SENINF5_CSI2_DETECT_DBG2_DETECT_POST_LANE3_ST_SHIFT 2 >> +#define SENINF5_CSI2_DETECT_DBG2_DETECT_POST_LANE3_ST_MASK (0x1 << 2) >> +#define SENINF5_CSI2_DETECT_DBG2_POSITION_SYNC_LANE3_ST_SHIFT 3 >> +#define SENINF5_CSI2_DETECT_DBG2_POSITION_SYNC_LANE3_ST_MASK (0xf << 3) >> +#define SENINF5_CSI2_DETECT_DBG2_POSITION_ESCAPE_LANE3_ST_SHIFT 7 >> +#define SENINF5_CSI2_DETECT_DBG2_POSITION_ESCAPE_LANE3_ST_MASK (0xf << 7) >> +#define SENINF5_FIX_ADDR_CPHY3_DBG0 0x4B30 >> +#define SENINF5_FIX_ADDR_CPHY3_DBG0_WORD_COUNT_CPHY3_DBG0_SHIFT 0 >> +#define SENINF5_FIX_ADDR_CPHY3_DBG0_WORD_COUNT_CPHY3_DBG0_MASK (0xffffffff << 0) >> +#define SENINF5_FIX_ADDR_CPHY3_DBG1 0x4B34 >> +#define SENINF5_FIX_ADDR_CPHY3_DBG1_WORD_COUNT_CPHY3_DBG1_SHIFT 0 >> +#define SENINF5_FIX_ADDR_CPHY3_DBG1_WORD_COUNT_CPHY3_DBG1_MASK (0xffff << 0) >> +#define SENINF5_FIX_ADDR_CPHY3_DBG1_ERROR_RECORD_CPHY3_DBG0_SHIFT 16 >> +#define SENINF5_FIX_ADDR_CPHY3_DBG1_ERROR_RECORD_CPHY3_DBG0_MASK (0xffff << 16) >> +#define SENINF5_FIX_ADDR_CPHY3_DBG2 0x4B38 >> +#define SENINF5_FIX_ADDR_CPHY3_DBG2_ERROR_RECORD_CPHY3_DBG1_SHIFT 0 >> +#define SENINF5_FIX_ADDR_CPHY3_DBG2_ERROR_RECORD_CPHY3_DBG1_MASK \ >> +(0xffffffff << 0) >> +#define SENINF5_CSI2_DI_EXT_2 0x4B3C >> +#define SENINF5_CSI2_DI_EXT_2_VC6_SHIFT 0 >> +#define SENINF5_CSI2_DI_EXT_2_VC6_MASK (0x3 << 0) >> +#define SENINF5_CSI2_DI_EXT_2_DT6_SHIFT 2 >> +#define SENINF5_CSI2_DI_EXT_2_DT6_MASK (0x3f << 2) >> +#define SENINF5_CSI2_DI_EXT_2_VC7_SHIFT 8 >> +#define SENINF5_CSI2_DI_EXT_2_VC7_MASK (0x3 << 8) >> +#define SENINF5_CSI2_DI_EXT_2_DT7_SHIFT 10 >> +#define SENINF5_CSI2_DI_EXT_2_DT7_MASK (0x3f << 10) >> +#define SENINF5_CSI2_DI_CTRL_EXT_2 0x4B40 >> +#define SENINF5_CSI2_DI_CTRL_EXT_2_VC6_INTERLEAVING_SHIFT 0 >> +#define SENINF5_CSI2_DI_CTRL_EXT_2_VC6_INTERLEAVING_MASK (0x1 << 0) >> +#define SENINF5_CSI2_DI_CTRL_EXT_2_DT6_INTERLEAVING_SHIFT 1 >> +#define SENINF5_CSI2_DI_CTRL_EXT_2_DT6_INTERLEAVING_MASK (0x3 << 1) >> +#define SENINF5_CSI2_DI_CTRL_EXT_2_VC7_INTERLEAVING_SHIFT 8 >> +#define SENINF5_CSI2_DI_CTRL_EXT_2_VC7_INTERLEAVING_MASK (0x1 << 8) >> +#define SENINF5_CSI2_DI_CTRL_EXT_2_DT7_INTERLEAVING_SHIFT 9 >> +#define SENINF5_CSI2_DI_CTRL_EXT_2_DT7_INTERLEAVING_MASK (0x3 << 9) >> +#define SENINF5_WIRE_STATE_DECODE_CPHY3_DBG0 0x4B44 >> +#define SENINF5_WIRE_STATE_DECODE_CPHY3_DBG0_SYMBOL_STREAM0_CPHY3_SHIFT 0 >> +#define SENINF5_WIRE_STATE_DECODE_CPHY3_DBG0_SYMBOL_STREAM0_CPHY3_MASK \ >> +(0xffffffff << 0) >> +#define SENINF5_WIRE_STATE_DECODE_CPHY3_DBG1 0x4B48 >> +#define SENINF5_WIRE_STATE_DECODE_CPHY3_DBG1_SYMBOL_STREAM1_CPHY3_SHIFT 0 >> +#define SENINF5_WIRE_STATE_DECODE_CPHY3_DBG1_SYMBOL_STREAM1_CPHY3_MASK \ >> +(0x3ff << 0) >> +#define SENINF5_WIRE_STATE_DECODE_CPHY3_DBG1_SYMBOL_STREAM_VALID_CPHY3_SHIFT 10 >> +#define SENINF5_WIRE_STATE_DECODE_CPHY3_DBG1_SYMBOL_STREAM_VALID_CPHY3_MASK \ >> +(0x1 << 10) >> +#define SENINF5_MUX_CTRL 0x4D00 >> +#define SENINF5_MUX_CTRL_SENINF_MUX_SW_RST_SHIFT 0 >> +#define SENINF5_MUX_CTRL_SENINF_MUX_SW_RST_MASK (0x1 << 0) >> +#define SENINF5_MUX_CTRL_SENINF_IRQ_SW_RST_SHIFT 1 >> +#define SENINF5_MUX_CTRL_SENINF_IRQ_SW_RST_MASK (0x1 << 1) >> +#define SENINF5_MUX_CTRL_SENINF_MUX_RDY_MODE_SHIFT 4 >> +#define SENINF5_MUX_CTRL_SENINF_MUX_RDY_MODE_MASK (0x1 << 4) >> +#define SENINF5_MUX_CTRL_SENINF_MUX_RDY_VALUE_SHIFT 5 >> +#define SENINF5_MUX_CTRL_SENINF_MUX_RDY_VALUE_MASK (0x1 << 5) >> +#define SENINF5_MUX_CTRL_SENINF_HSYNC_MASK_SHIFT 7 >> +#define SENINF5_MUX_CTRL_SENINF_HSYNC_MASK_MASK (0x1 << 7) >> +#define SENINF5_MUX_CTRL_SENINF_PIX_SEL_SHIFT 8 >> +#define SENINF5_MUX_CTRL_SENINF_PIX_SEL_MASK (0x1 << 8) >> +#define SENINF5_MUX_CTRL_SENINF_VSYNC_POL_SHIFT 9 >> +#define SENINF5_MUX_CTRL_SENINF_VSYNC_POL_MASK (0x1 << 9) >> +#define SENINF5_MUX_CTRL_SENINF_HSYNC_POL_SHIFT 10 >> +#define SENINF5_MUX_CTRL_SENINF_HSYNC_POL_MASK (0x1 << 10) >> +#define SENINF5_MUX_CTRL_OVERRUN_RST_EN_SHIFT 11 >> +#define SENINF5_MUX_CTRL_OVERRUN_RST_EN_MASK (0x1 << 11) >> +#define SENINF5_MUX_CTRL_SENINF_SRC_SEL_SHIFT 12 >> +#define SENINF5_MUX_CTRL_SENINF_SRC_SEL_MASK (0xf << 12) >> +#define SENINF5_MUX_CTRL_FIFO_PUSH_EN_SHIFT 16 >> +#define SENINF5_MUX_CTRL_FIFO_PUSH_EN_MASK (0x3f << 16) >> +#define SENINF5_MUX_CTRL_FIFO_FLUSH_EN_SHIFT 22 >> +#define SENINF5_MUX_CTRL_FIFO_FLUSH_EN_MASK (0x3f << 22) >> +#define SENINF5_MUX_CTRL_FIFO_FULL_WR_EN_SHIFT 28 >> +#define SENINF5_MUX_CTRL_FIFO_FULL_WR_EN_MASK (0x3 << 28) >> +#define SENINF5_MUX_CTRL_CROP_EN_SHIFT 30 >> +#define SENINF5_MUX_CTRL_CROP_EN_MASK (0x1 << 30) >> +#define SENINF5_MUX_CTRL_SENINF_MUX_EN_SHIFT 31 >> +#define SENINF5_MUX_CTRL_SENINF_MUX_EN_MASK (0x1 << 31) >> +#define SENINF5_MUX_INTEN 0x4D04 >> +#define SENINF5_MUX_INTEN_SENINF_OVERRUN_IRQ_EN_SHIFT 0 >> +#define SENINF5_MUX_INTEN_SENINF_OVERRUN_IRQ_EN_MASK (0x1 << 0) >> +#define SENINF5_MUX_INTEN_SENINF_CRCERR_IRQ_EN_SHIFT 1 >> +#define SENINF5_MUX_INTEN_SENINF_CRCERR_IRQ_EN_MASK (0x1 << 1) >> +#define SENINF5_MUX_INTEN_SENINF_FSMERR_IRQ_EN_SHIFT 2 >> +#define SENINF5_MUX_INTEN_SENINF_FSMERR_IRQ_EN_MASK (0x1 << 2) >> +#define SENINF5_MUX_INTEN_SENINF_VSIZEERR_IRQ_EN_SHIFT 3 >> +#define SENINF5_MUX_INTEN_SENINF_VSIZEERR_IRQ_EN_MASK (0x1 << 3) >> +#define SENINF5_MUX_INTEN_SENINF_HSIZEERR_IRQ_EN_SHIFT 4 >> +#define SENINF5_MUX_INTEN_SENINF_HSIZEERR_IRQ_EN_MASK (0x1 << 4) >> +#define SENINF5_MUX_INTEN_SENINF_SENSOR_VSIZEERR_IRQ_EN_SHIFT 5 >> +#define SENINF5_MUX_INTEN_SENINF_SENSOR_VSIZEERR_IRQ_EN_MASK (0x1 << 5) >> +#define SENINF5_MUX_INTEN_SENINF_SENSOR_HSIZEERR_IRQ_EN_SHIFT 6 >> +#define SENINF5_MUX_INTEN_SENINF_SENSOR_HSIZEERR_IRQ_EN_MASK (0x1 << 6) >> +#define SENINF5_MUX_INTEN_SENINF_IRQ_CLR_SEL_SHIFT 31 >> +#define SENINF5_MUX_INTEN_SENINF_IRQ_CLR_SEL_MASK (0x1 << 31) >> +#define SENINF5_MUX_INTSTA 0x4D08 >> +#define SENINF5_MUX_INTSTA_SENINF_OVERRUN_IRQ_STA_SHIFT 0 >> +#define SENINF5_MUX_INTSTA_SENINF_OVERRUN_IRQ_STA_MASK (0x1 << 0) >> +#define SENINF5_MUX_INTSTA_SENINF_CRCERR_IRQ_STA_SHIFT 1 >> +#define SENINF5_MUX_INTSTA_SENINF_CRCERR_IRQ_STA_MASK (0x1 << 1) >> +#define SENINF5_MUX_INTSTA_SENINF_FSMERR_IRQ_STA_SHIFT 2 >> +#define SENINF5_MUX_INTSTA_SENINF_FSMERR_IRQ_STA_MASK (0x1 << 2) >> +#define SENINF5_MUX_INTSTA_SENINF_VSIZEERR_IRQ_STA_SHIFT 3 >> +#define SENINF5_MUX_INTSTA_SENINF_VSIZEERR_IRQ_STA_MASK (0x1 << 3) >> +#define SENINF5_MUX_INTSTA_SENINF_HSIZEERR_IRQ_STA_SHIFT 4 >> +#define SENINF5_MUX_INTSTA_SENINF_HSIZEERR_IRQ_STA_MASK (0x1 << 4) >> +#define SENINF5_MUX_INTSTA_SENINF_SENSOR_VSIZEERR_IRQ_STA_SHIFT 5 >> +#define SENINF5_MUX_INTSTA_SENINF_SENSOR_VSIZEERR_IRQ_STA_MASK (0x1 << 5) >> +#define SENINF5_MUX_INTSTA_SENINF_SENSOR_HSIZEERR_IRQ_STA_SHIFT 6 >> +#define SENINF5_MUX_INTSTA_SENINF_SENSOR_HSIZEERR_IRQ_STA_MASK (0x1 << 6) >> +#define SENINF5_MUX_SIZE 0x4D0C >> +#define SENINF5_MUX_SIZE_SENINF_VSIZE_SHIFT 0 >> +#define SENINF5_MUX_SIZE_SENINF_VSIZE_MASK (0xffff << 0) >> +#define SENINF5_MUX_SIZE_SENINF_HSIZE_SHIFT 16 >> +#define SENINF5_MUX_SIZE_SENINF_HSIZE_MASK (0xffff << 16) >> +#define SENINF5_MUX_DEBUG_1 0x4D10 >> +#define SENINF5_MUX_DEBUG_1_DEBUG_INFO_SHIFT 0 >> +#define SENINF5_MUX_DEBUG_1_DEBUG_INFO_MASK (0xffffffff << 0) >> +#define SENINF5_MUX_DEBUG_2 0x4D14 >> +#define SENINF5_MUX_DEBUG_2_DEBUG_INFO_SHIFT 0 >> +#define SENINF5_MUX_DEBUG_2_DEBUG_INFO_MASK (0xffffffff << 0) >> +#define SENINF5_MUX_DEBUG_3 0x4D18 >> +#define SENINF5_MUX_DEBUG_3_DEBUG_INFO_SHIFT 0 >> +#define SENINF5_MUX_DEBUG_3_DEBUG_INFO_MASK (0xffffffff << 0) >> +#define SENINF5_MUX_DEBUG_4 0x4D1C >> +#define SENINF5_MUX_DEBUG_4_DEBUG_INFO_SHIFT 0 >> +#define SENINF5_MUX_DEBUG_4_DEBUG_INFO_MASK (0xffffffff << 0) >> +#define SENINF5_MUX_DEBUG_5 0x4D20 >> +#define SENINF5_MUX_DEBUG_5_DEBUG_INFO_SHIFT 0 >> +#define SENINF5_MUX_DEBUG_5_DEBUG_INFO_MASK (0xffffffff << 0) >> +#define SENINF5_MUX_DEBUG_6 0x4D24 >> +#define SENINF5_MUX_DEBUG_6_DEBUG_INFO_SHIFT 0 >> +#define SENINF5_MUX_DEBUG_6_DEBUG_INFO_MASK (0xffffffff << 0) >> +#define SENINF5_MUX_DEBUG_7 0x4D28 >> +#define SENINF5_MUX_DEBUG_7_DEBUG_INFO_SHIFT 0 >> +#define SENINF5_MUX_DEBUG_7_DEBUG_INFO_MASK (0xffffffff << 0) >> +#define SENINF5_MUX_SPARE 0x4D2C >> +#define SENINF5_MUX_SPARE_SENINF_CRC_SEL_SHIFT 9 >> +#define SENINF5_MUX_SPARE_SENINF_CRC_SEL_MASK (0x3 << 9) >> +#define SENINF5_MUX_SPARE_SENINF_VCNT_SEL_SHIFT 11 >> +#define SENINF5_MUX_SPARE_SENINF_VCNT_SEL_MASK (0x3 << 11) >> +#define SENINF5_MUX_SPARE_SENINF_FIFO_FULL_SEL_SHIFT 13 >> +#define SENINF5_MUX_SPARE_SENINF_FIFO_FULL_SEL_MASK (0x1 << 13) >> +#define SENINF5_MUX_SPARE_SENINF_SPARE_SHIFT 14 >> +#define SENINF5_MUX_SPARE_SENINF_SPARE_MASK (0x3f << 14) >> +#define SENINF5_MUX_DATA 0x4D30 >> +#define SENINF5_MUX_DATA_SENINF_DATA0_SHIFT 0 >> +#define SENINF5_MUX_DATA_SENINF_DATA0_MASK (0xffff << 0) >> +#define SENINF5_MUX_DATA_SENINF_DATA1_SHIFT 16 >> +#define SENINF5_MUX_DATA_SENINF_DATA1_MASK (0xffff << 16) >> +#define SENINF5_MUX_DATA_CNT 0x4D34 >> +#define SENINF5_MUX_DATA_CNT_SENINF_DATA_CNT_SHIFT 0 >> +#define SENINF5_MUX_DATA_CNT_SENINF_DATA_CNT_MASK (0xffffffff << 0) >> +#define SENINF5_MUX_CROP 0x4D38 >> +#define SENINF5_MUX_CROP_SENINF_CROP_X1_SHIFT 0 >> +#define SENINF5_MUX_CROP_SENINF_CROP_X1_MASK (0xffff << 0) >> +#define SENINF5_MUX_CROP_SENINF_CROP_X2_SHIFT 16 >> +#define SENINF5_MUX_CROP_SENINF_CROP_X2_MASK (0xffff << 16) >> +#define SENINF5_MUX_CTRL_EXT 0x4D3C >> +#define SENINF5_MUX_CTRL_EXT_SENINF_SRC_SEL_EXT_SHIFT 0 >> +#define SENINF5_MUX_CTRL_EXT_SENINF_SRC_SEL_EXT_MASK (0x3 << 0) >> +#define SENINF5_MUX_CTRL_EXT_SENINF_PIX_SEL_EXT_SHIFT 4 >> +#define SENINF5_MUX_CTRL_EXT_SENINF_PIX_SEL_EXT_MASK (0x1 << 4) >> +#define SENINF6_MUX_CTRL 0x5D00 >> +#define SENINF6_MUX_CTRL_SENINF_MUX_SW_RST_SHIFT 0 >> +#define SENINF6_MUX_CTRL_SENINF_MUX_SW_RST_MASK (0x1 << 0) >> +#define SENINF6_MUX_CTRL_SENINF_IRQ_SW_RST_SHIFT 1 >> +#define SENINF6_MUX_CTRL_SENINF_IRQ_SW_RST_MASK (0x1 << 1) >> +#define SENINF6_MUX_CTRL_SENINF_MUX_RDY_MODE_SHIFT 4 >> +#define SENINF6_MUX_CTRL_SENINF_MUX_RDY_MODE_MASK (0x1 << 4) >> +#define SENINF6_MUX_CTRL_SENINF_MUX_RDY_VALUE_SHIFT 5 >> +#define SENINF6_MUX_CTRL_SENINF_MUX_RDY_VALUE_MASK (0x1 << 5) >> +#define SENINF6_MUX_CTRL_SENINF_HSYNC_MASK_SHIFT 7 >> +#define SENINF6_MUX_CTRL_SENINF_HSYNC_MASK_MASK (0x1 << 7) >> +#define SENINF6_MUX_CTRL_SENINF_PIX_SEL_SHIFT 8 >> +#define SENINF6_MUX_CTRL_SENINF_PIX_SEL_MASK (0x1 << 8) >> +#define SENINF6_MUX_CTRL_SENINF_VSYNC_POL_SHIFT 9 >> +#define SENINF6_MUX_CTRL_SENINF_VSYNC_POL_MASK (0x1 << 9) >> +#define SENINF6_MUX_CTRL_SENINF_HSYNC_POL_SHIFT 10 >> +#define SENINF6_MUX_CTRL_SENINF_HSYNC_POL_MASK (0x1 << 10) >> +#define SENINF6_MUX_CTRL_OVERRUN_RST_EN_SHIFT 11 >> +#define SENINF6_MUX_CTRL_OVERRUN_RST_EN_MASK (0x1 << 11) >> +#define SENINF6_MUX_CTRL_SENINF_SRC_SEL_SHIFT 12 >> +#define SENINF6_MUX_CTRL_SENINF_SRC_SEL_MASK (0xf << 12) >> +#define SENINF6_MUX_CTRL_FIFO_PUSH_EN_SHIFT 16 >> +#define SENINF6_MUX_CTRL_FIFO_PUSH_EN_MASK (0x3f << 16) >> +#define SENINF6_MUX_CTRL_FIFO_FLUSH_EN_SHIFT 22 >> +#define SENINF6_MUX_CTRL_FIFO_FLUSH_EN_MASK (0x3f << 22) >> +#define SENINF6_MUX_CTRL_FIFO_FULL_WR_EN_SHIFT 28 >> +#define SENINF6_MUX_CTRL_FIFO_FULL_WR_EN_MASK (0x3 << 28) >> +#define SENINF6_MUX_CTRL_CROP_EN_SHIFT 30 >> +#define SENINF6_MUX_CTRL_CROP_EN_MASK (0x1 << 30) >> +#define SENINF6_MUX_CTRL_SENINF_MUX_EN_SHIFT 31 >> +#define SENINF6_MUX_CTRL_SENINF_MUX_EN_MASK (0x1 << 31) >> +#define SENINF6_MUX_INTEN 0x5D04 >> +#define SENINF6_MUX_INTEN_SENINF_OVERRUN_IRQ_EN_SHIFT 0 >> +#define SENINF6_MUX_INTEN_SENINF_OVERRUN_IRQ_EN_MASK (0x1 << 0) >> +#define SENINF6_MUX_INTEN_SENINF_CRCERR_IRQ_EN_SHIFT 1 >> +#define SENINF6_MUX_INTEN_SENINF_CRCERR_IRQ_EN_MASK (0x1 << 1) >> +#define SENINF6_MUX_INTEN_SENINF_FSMERR_IRQ_EN_SHIFT 2 >> +#define SENINF6_MUX_INTEN_SENINF_FSMERR_IRQ_EN_MASK (0x1 << 2) >> +#define SENINF6_MUX_INTEN_SENINF_VSIZEERR_IRQ_EN_SHIFT 3 >> +#define SENINF6_MUX_INTEN_SENINF_VSIZEERR_IRQ_EN_MASK (0x1 << 3) >> +#define SENINF6_MUX_INTEN_SENINF_HSIZEERR_IRQ_EN_SHIFT 4 >> +#define SENINF6_MUX_INTEN_SENINF_HSIZEERR_IRQ_EN_MASK (0x1 << 4) >> +#define SENINF6_MUX_INTEN_SENINF_SENSOR_VSIZEERR_IRQ_EN_SHIFT 5 >> +#define SENINF6_MUX_INTEN_SENINF_SENSOR_VSIZEERR_IRQ_EN_MASK (0x1 << 5) >> +#define SENINF6_MUX_INTEN_SENINF_SENSOR_HSIZEERR_IRQ_EN_SHIFT 6 >> +#define SENINF6_MUX_INTEN_SENINF_SENSOR_HSIZEERR_IRQ_EN_MASK (0x1 << 6) >> +#define SENINF6_MUX_INTEN_SENINF_IRQ_CLR_SEL_SHIFT 31 >> +#define SENINF6_MUX_INTEN_SENINF_IRQ_CLR_SEL_MASK (0x1 << 31) >> +#define SENINF6_MUX_INTSTA 0x5D08 >> +#define SENINF6_MUX_INTSTA_SENINF_OVERRUN_IRQ_STA_SHIFT 0 >> +#define SENINF6_MUX_INTSTA_SENINF_OVERRUN_IRQ_STA_MASK (0x1 << 0) >> +#define SENINF6_MUX_INTSTA_SENINF_CRCERR_IRQ_STA_SHIFT 1 >> +#define SENINF6_MUX_INTSTA_SENINF_CRCERR_IRQ_STA_MASK (0x1 << 1) >> +#define SENINF6_MUX_INTSTA_SENINF_FSMERR_IRQ_STA_SHIFT 2 >> +#define SENINF6_MUX_INTSTA_SENINF_FSMERR_IRQ_STA_MASK (0x1 << 2) >> +#define SENINF6_MUX_INTSTA_SENINF_VSIZEERR_IRQ_STA_SHIFT 3 >> +#define SENINF6_MUX_INTSTA_SENINF_VSIZEERR_IRQ_STA_MASK (0x1 << 3) >> +#define SENINF6_MUX_INTSTA_SENINF_HSIZEERR_IRQ_STA_SHIFT 4 >> +#define SENINF6_MUX_INTSTA_SENINF_HSIZEERR_IRQ_STA_MASK (0x1 << 4) >> +#define SENINF6_MUX_INTSTA_SENINF_SENSOR_VSIZEERR_IRQ_STA_SHIFT 5 >> +#define SENINF6_MUX_INTSTA_SENINF_SENSOR_VSIZEERR_IRQ_STA_MASK (0x1 << 5) >> +#define SENINF6_MUX_INTSTA_SENINF_SENSOR_HSIZEERR_IRQ_STA_SHIFT 6 >> +#define SENINF6_MUX_INTSTA_SENINF_SENSOR_HSIZEERR_IRQ_STA_MASK (0x1 << 6) >> +#define SENINF6_MUX_SIZE 0x5D0C >> +#define SENINF6_MUX_SIZE_SENINF_VSIZE_SHIFT 0 >> +#define SENINF6_MUX_SIZE_SENINF_VSIZE_MASK (0xffff << 0) >> +#define SENINF6_MUX_SIZE_SENINF_HSIZE_SHIFT 16 >> +#define SENINF6_MUX_SIZE_SENINF_HSIZE_MASK (0xffff << 16) >> +#define SENINF6_MUX_DEBUG_1 0x5D10 >> +#define SENINF6_MUX_DEBUG_1_DEBUG_INFO_SHIFT 0 >> +#define SENINF6_MUX_DEBUG_1_DEBUG_INFO_MASK (0xffffffff << 0) >> +#define SENINF6_MUX_DEBUG_2 0x5D14 >> +#define SENINF6_MUX_DEBUG_2_DEBUG_INFO_SHIFT 0 >> +#define SENINF6_MUX_DEBUG_2_DEBUG_INFO_MASK (0xffffffff << 0) >> +#define SENINF6_MUX_DEBUG_3 0x5D18 >> +#define SENINF6_MUX_DEBUG_3_DEBUG_INFO_SHIFT 0 >> +#define SENINF6_MUX_DEBUG_3_DEBUG_INFO_MASK (0xffffffff << 0) >> +#define SENINF6_MUX_DEBUG_4 0x5D1C >> +#define SENINF6_MUX_DEBUG_4_DEBUG_INFO_SHIFT 0 >> +#define SENINF6_MUX_DEBUG_4_DEBUG_INFO_MASK (0xffffffff << 0) >> +#define SENINF6_MUX_DEBUG_5 0x5D20 >> +#define SENINF6_MUX_DEBUG_5_DEBUG_INFO_SHIFT 0 >> +#define SENINF6_MUX_DEBUG_5_DEBUG_INFO_MASK (0xffffffff << 0) >> +#define SENINF6_MUX_DEBUG_6 0x5D24 >> +#define SENINF6_MUX_DEBUG_6_DEBUG_INFO_SHIFT 0 >> +#define SENINF6_MUX_DEBUG_6_DEBUG_INFO_MASK (0xffffffff << 0) >> +#define SENINF6_MUX_DEBUG_7 0x5D28 >> +#define SENINF6_MUX_DEBUG_7_DEBUG_INFO_SHIFT 0 >> +#define SENINF6_MUX_DEBUG_7_DEBUG_INFO_MASK (0xffffffff << 0) >> +#define SENINF6_MUX_SPARE 0x5D2C >> +#define SENINF6_MUX_SPARE_SENINF_CRC_SEL_SHIFT 9 >> +#define SENINF6_MUX_SPARE_SENINF_CRC_SEL_MASK (0x3 << 9) >> +#define SENINF6_MUX_SPARE_SENINF_VCNT_SEL_SHIFT 11 >> +#define SENINF6_MUX_SPARE_SENINF_VCNT_SEL_MASK (0x3 << 11) >> +#define SENINF6_MUX_SPARE_SENINF_FIFO_FULL_SEL_SHIFT 13 >> +#define SENINF6_MUX_SPARE_SENINF_FIFO_FULL_SEL_MASK (0x1 << 13) >> +#define SENINF6_MUX_SPARE_SENINF_SPARE_SHIFT 14 >> +#define SENINF6_MUX_SPARE_SENINF_SPARE_MASK (0x3f << 14) >> +#define SENINF6_MUX_DATA 0x5D30 >> +#define SENINF6_MUX_DATA_SENINF_DATA0_SHIFT 0 >> +#define SENINF6_MUX_DATA_SENINF_DATA0_MASK (0xffff << 0) >> +#define SENINF6_MUX_DATA_SENINF_DATA1_SHIFT 16 >> +#define SENINF6_MUX_DATA_SENINF_DATA1_MASK (0xffff << 16) >> +#define SENINF6_MUX_DATA_CNT 0x5D34 >> +#define SENINF6_MUX_DATA_CNT_SENINF_DATA_CNT_SHIFT 0 >> +#define SENINF6_MUX_DATA_CNT_SENINF_DATA_CNT_MASK (0xffffffff << 0) >> +#define SENINF6_MUX_CROP 0x5D38 >> +#define SENINF6_MUX_CROP_SENINF_CROP_X1_SHIFT 0 >> +#define SENINF6_MUX_CROP_SENINF_CROP_X1_MASK (0xffff << 0) >> +#define SENINF6_MUX_CROP_SENINF_CROP_X2_SHIFT 16 >> +#define SENINF6_MUX_CROP_SENINF_CROP_X2_MASK (0xffff << 16) >> +#define SENINF6_MUX_CTRL_EXT 0x5D3C >> +#define SENINF6_MUX_CTRL_EXT_SENINF_SRC_SEL_EXT_SHIFT 0 >> +#define SENINF6_MUX_CTRL_EXT_SENINF_SRC_SEL_EXT_MASK (0x3 << 0) >> +#define SENINF6_MUX_CTRL_EXT_SENINF_PIX_SEL_EXT_SHIFT 4 >> +#define SENINF6_MUX_CTRL_EXT_SENINF_PIX_SEL_EXT_MASK (0x1 << 4) >> +#define SENINF7_MUX_CTRL 0x6D00 >> +#define SENINF7_MUX_CTRL_SENINF_MUX_SW_RST_SHIFT 0 >> +#define SENINF7_MUX_CTRL_SENINF_MUX_SW_RST_MASK (0x1 << 0) >> +#define SENINF7_MUX_CTRL_SENINF_IRQ_SW_RST_SHIFT 1 >> +#define SENINF7_MUX_CTRL_SENINF_IRQ_SW_RST_MASK (0x1 << 1) >> +#define SENINF7_MUX_CTRL_SENINF_MUX_RDY_MODE_SHIFT 4 >> +#define SENINF7_MUX_CTRL_SENINF_MUX_RDY_MODE_MASK (0x1 << 4) >> +#define SENINF7_MUX_CTRL_SENINF_MUX_RDY_VALUE_SHIFT 5 >> +#define SENINF7_MUX_CTRL_SENINF_MUX_RDY_VALUE_MASK (0x1 << 5) >> +#define SENINF7_MUX_CTRL_SENINF_HSYNC_MASK_SHIFT 7 >> +#define SENINF7_MUX_CTRL_SENINF_HSYNC_MASK_MASK (0x1 << 7) >> +#define SENINF7_MUX_CTRL_SENINF_PIX_SEL_SHIFT 8 >> +#define SENINF7_MUX_CTRL_SENINF_PIX_SEL_MASK (0x1 << 8) >> +#define SENINF7_MUX_CTRL_SENINF_VSYNC_POL_SHIFT 9 >> +#define SENINF7_MUX_CTRL_SENINF_VSYNC_POL_MASK (0x1 << 9) >> +#define SENINF7_MUX_CTRL_SENINF_HSYNC_POL_SHIFT 10 >> +#define SENINF7_MUX_CTRL_SENINF_HSYNC_POL_MASK (0x1 << 10) >> +#define SENINF7_MUX_CTRL_OVERRUN_RST_EN_SHIFT 11 >> +#define SENINF7_MUX_CTRL_OVERRUN_RST_EN_MASK (0x1 << 11) >> +#define SENINF7_MUX_CTRL_SENINF_SRC_SEL_SHIFT 12 >> +#define SENINF7_MUX_CTRL_SENINF_SRC_SEL_MASK (0xf << 12) >> +#define SENINF7_MUX_CTRL_FIFO_PUSH_EN_SHIFT 16 >> +#define SENINF7_MUX_CTRL_FIFO_PUSH_EN_MASK (0x3f << 16) >> +#define SENINF7_MUX_CTRL_FIFO_FLUSH_EN_SHIFT 22 >> +#define SENINF7_MUX_CTRL_FIFO_FLUSH_EN_MASK (0x3f << 22) >> +#define SENINF7_MUX_CTRL_FIFO_FULL_WR_EN_SHIFT 28 >> +#define SENINF7_MUX_CTRL_FIFO_FULL_WR_EN_MASK (0x3 << 28) >> +#define SENINF7_MUX_CTRL_CROP_EN_SHIFT 30 >> +#define SENINF7_MUX_CTRL_CROP_EN_MASK (0x1 << 30) >> +#define SENINF7_MUX_CTRL_SENINF_MUX_EN_SHIFT 31 >> +#define SENINF7_MUX_CTRL_SENINF_MUX_EN_MASK (0x1 << 31) >> +#define SENINF7_MUX_INTEN 0x6D04 >> +#define SENINF7_MUX_INTEN_SENINF_OVERRUN_IRQ_EN_SHIFT 0 >> +#define SENINF7_MUX_INTEN_SENINF_OVERRUN_IRQ_EN_MASK (0x1 << 0) >> +#define SENINF7_MUX_INTEN_SENINF_CRCERR_IRQ_EN_SHIFT 1 >> +#define SENINF7_MUX_INTEN_SENINF_CRCERR_IRQ_EN_MASK (0x1 << 1) >> +#define SENINF7_MUX_INTEN_SENINF_FSMERR_IRQ_EN_SHIFT 2 >> +#define SENINF7_MUX_INTEN_SENINF_FSMERR_IRQ_EN_MASK (0x1 << 2) >> +#define SENINF7_MUX_INTEN_SENINF_VSIZEERR_IRQ_EN_SHIFT 3 >> +#define SENINF7_MUX_INTEN_SENINF_VSIZEERR_IRQ_EN_MASK (0x1 << 3) >> +#define SENINF7_MUX_INTEN_SENINF_HSIZEERR_IRQ_EN_SHIFT 4 >> +#define SENINF7_MUX_INTEN_SENINF_HSIZEERR_IRQ_EN_MASK (0x1 << 4) >> +#define SENINF7_MUX_INTEN_SENINF_SENSOR_VSIZEERR_IRQ_EN_SHIFT 5 >> +#define SENINF7_MUX_INTEN_SENINF_SENSOR_VSIZEERR_IRQ_EN_MASK (0x1 << 5) >> +#define SENINF7_MUX_INTEN_SENINF_SENSOR_HSIZEERR_IRQ_EN_SHIFT 6 >> +#define SENINF7_MUX_INTEN_SENINF_SENSOR_HSIZEERR_IRQ_EN_MASK (0x1 << 6) >> +#define SENINF7_MUX_INTEN_SENINF_IRQ_CLR_SEL_SHIFT 31 >> +#define SENINF7_MUX_INTEN_SENINF_IRQ_CLR_SEL_MASK (0x1 << 31) >> +#define SENINF7_MUX_INTSTA 0x6D08 >> +#define SENINF7_MUX_INTSTA_SENINF_OVERRUN_IRQ_STA_SHIFT 0 >> +#define SENINF7_MUX_INTSTA_SENINF_OVERRUN_IRQ_STA_MASK (0x1 << 0) >> +#define SENINF7_MUX_INTSTA_SENINF_CRCERR_IRQ_STA_SHIFT 1 >> +#define SENINF7_MUX_INTSTA_SENINF_CRCERR_IRQ_STA_MASK (0x1 << 1) >> +#define SENINF7_MUX_INTSTA_SENINF_FSMERR_IRQ_STA_SHIFT 2 >> +#define SENINF7_MUX_INTSTA_SENINF_FSMERR_IRQ_STA_MASK (0x1 << 2) >> +#define SENINF7_MUX_INTSTA_SENINF_VSIZEERR_IRQ_STA_SHIFT 3 >> +#define SENINF7_MUX_INTSTA_SENINF_VSIZEERR_IRQ_STA_MASK (0x1 << 3) >> +#define SENINF7_MUX_INTSTA_SENINF_HSIZEERR_IRQ_STA_SHIFT 4 >> +#define SENINF7_MUX_INTSTA_SENINF_HSIZEERR_IRQ_STA_MASK (0x1 << 4) >> +#define SENINF7_MUX_INTSTA_SENINF_SENSOR_VSIZEERR_IRQ_STA_SHIFT 5 >> +#define SENINF7_MUX_INTSTA_SENINF_SENSOR_VSIZEERR_IRQ_STA_MASK (0x1 << 5) >> +#define SENINF7_MUX_INTSTA_SENINF_SENSOR_HSIZEERR_IRQ_STA_SHIFT 6 >> +#define SENINF7_MUX_INTSTA_SENINF_SENSOR_HSIZEERR_IRQ_STA_MASK (0x1 << 6) >> +#define SENINF7_MUX_SIZE 0x6D0C >> +#define SENINF7_MUX_SIZE_SENINF_VSIZE_SHIFT 0 >> +#define SENINF7_MUX_SIZE_SENINF_VSIZE_MASK (0xffff << 0) >> +#define SENINF7_MUX_SIZE_SENINF_HSIZE_SHIFT 16 >> +#define SENINF7_MUX_SIZE_SENINF_HSIZE_MASK (0xffff << 16) >> +#define SENINF7_MUX_DEBUG_1 0x6D10 >> +#define SENINF7_MUX_DEBUG_1_DEBUG_INFO_SHIFT 0 >> +#define SENINF7_MUX_DEBUG_1_DEBUG_INFO_MASK (0xffffffff << 0) >> +#define SENINF7_MUX_DEBUG_2 0x6D14 >> +#define SENINF7_MUX_DEBUG_2_DEBUG_INFO_SHIFT 0 >> +#define SENINF7_MUX_DEBUG_2_DEBUG_INFO_MASK (0xffffffff << 0) >> +#define SENINF7_MUX_DEBUG_3 0x6D18 >> +#define SENINF7_MUX_DEBUG_3_DEBUG_INFO_SHIFT 0 >> +#define SENINF7_MUX_DEBUG_3_DEBUG_INFO_MASK (0xffffffff << 0) >> +#define SENINF7_MUX_DEBUG_4 0x6D1C >> +#define SENINF7_MUX_DEBUG_4_DEBUG_INFO_SHIFT 0 >> +#define SENINF7_MUX_DEBUG_4_DEBUG_INFO_MASK (0xffffffff << 0) >> +#define SENINF7_MUX_DEBUG_5 0x6D20 >> +#define SENINF7_MUX_DEBUG_5_DEBUG_INFO_SHIFT 0 >> +#define SENINF7_MUX_DEBUG_5_DEBUG_INFO_MASK (0xffffffff << 0) >> +#define SENINF7_MUX_DEBUG_6 0x6D24 >> +#define SENINF7_MUX_DEBUG_6_DEBUG_INFO_SHIFT 0 >> +#define SENINF7_MUX_DEBUG_6_DEBUG_INFO_MASK (0xffffffff << 0) >> +#define SENINF7_MUX_DEBUG_7 0x6D28 >> +#define SENINF7_MUX_DEBUG_7_DEBUG_INFO_SHIFT 0 >> +#define SENINF7_MUX_DEBUG_7_DEBUG_INFO_MASK (0xffffffff << 0) >> +#define SENINF7_MUX_SPARE 0x6D2C >> +#define SENINF7_MUX_SPARE_SENINF_CRC_SEL_SHIFT 9 >> +#define SENINF7_MUX_SPARE_SENINF_CRC_SEL_MASK (0x3 << 9) >> +#define SENINF7_MUX_SPARE_SENINF_VCNT_SEL_SHIFT 11 >> +#define SENINF7_MUX_SPARE_SENINF_VCNT_SEL_MASK (0x3 << 11) >> +#define SENINF7_MUX_SPARE_SENINF_FIFO_FULL_SEL_SHIFT 13 >> +#define SENINF7_MUX_SPARE_SENINF_FIFO_FULL_SEL_MASK (0x1 << 13) >> +#define SENINF7_MUX_SPARE_SENINF_SPARE_SHIFT 14 >> +#define SENINF7_MUX_SPARE_SENINF_SPARE_MASK (0x3f << 14) >> +#define SENINF7_MUX_DATA 0x6D30 >> +#define SENINF7_MUX_DATA_SENINF_DATA0_SHIFT 0 >> +#define SENINF7_MUX_DATA_SENINF_DATA0_MASK (0xffff << 0) >> +#define SENINF7_MUX_DATA_SENINF_DATA1_SHIFT 16 >> +#define SENINF7_MUX_DATA_SENINF_DATA1_MASK (0xffff << 16) >> +#define SENINF7_MUX_DATA_CNT 0x6D34 >> +#define SENINF7_MUX_DATA_CNT_SENINF_DATA_CNT_SHIFT 0 >> +#define SENINF7_MUX_DATA_CNT_SENINF_DATA_CNT_MASK (0xffffffff << 0) >> +#define SENINF7_MUX_CROP 0x6D38 >> +#define SENINF7_MUX_CROP_SENINF_CROP_X1_SHIFT 0 >> +#define SENINF7_MUX_CROP_SENINF_CROP_X1_MASK (0xffff << 0) >> +#define SENINF7_MUX_CROP_SENINF_CROP_X2_SHIFT 16 >> +#define SENINF7_MUX_CROP_SENINF_CROP_X2_MASK (0xffff << 16) >> +#define SENINF7_MUX_CTRL_EXT 0x6D3C >> +#define SENINF7_MUX_CTRL_EXT_SENINF_SRC_SEL_EXT_SHIFT 0 >> +#define SENINF7_MUX_CTRL_EXT_SENINF_SRC_SEL_EXT_MASK (0x3 << 0) >> +#define SENINF7_MUX_CTRL_EXT_SENINF_PIX_SEL_EXT_SHIFT 4 >> +#define SENINF7_MUX_CTRL_EXT_SENINF_PIX_SEL_EXT_MASK (0x1 << 4) >> +#define SENINF8_MUX_CTRL 0x7D00 >> +#define SENINF8_MUX_CTRL_SENINF_MUX_SW_RST_SHIFT 0 >> +#define SENINF8_MUX_CTRL_SENINF_MUX_SW_RST_MASK (0x1 << 0) >> +#define SENINF8_MUX_CTRL_SENINF_IRQ_SW_RST_SHIFT 1 >> +#define SENINF8_MUX_CTRL_SENINF_IRQ_SW_RST_MASK (0x1 << 1) >> +#define SENINF8_MUX_CTRL_SENINF_MUX_RDY_MODE_SHIFT 4 >> +#define SENINF8_MUX_CTRL_SENINF_MUX_RDY_MODE_MASK (0x1 << 4) >> +#define SENINF8_MUX_CTRL_SENINF_MUX_RDY_VALUE_SHIFT 5 >> +#define SENINF8_MUX_CTRL_SENINF_MUX_RDY_VALUE_MASK (0x1 << 5) >> +#define SENINF8_MUX_CTRL_SENINF_HSYNC_MASK_SHIFT 7 >> +#define SENINF8_MUX_CTRL_SENINF_HSYNC_MASK_MASK (0x1 << 7) >> +#define SENINF8_MUX_CTRL_SENINF_PIX_SEL_SHIFT 8 >> +#define SENINF8_MUX_CTRL_SENINF_PIX_SEL_MASK (0x1 << 8) >> +#define SENINF8_MUX_CTRL_SENINF_VSYNC_POL_SHIFT 9 >> +#define SENINF8_MUX_CTRL_SENINF_VSYNC_POL_MASK (0x1 << 9) >> +#define SENINF8_MUX_CTRL_SENINF_HSYNC_POL_SHIFT 10 >> +#define SENINF8_MUX_CTRL_SENINF_HSYNC_POL_MASK (0x1 << 10) >> +#define SENINF8_MUX_CTRL_OVERRUN_RST_EN_SHIFT 11 >> +#define SENINF8_MUX_CTRL_OVERRUN_RST_EN_MASK (0x1 << 11) >> +#define SENINF8_MUX_CTRL_SENINF_SRC_SEL_SHIFT 12 >> +#define SENINF8_MUX_CTRL_SENINF_SRC_SEL_MASK (0xf << 12) >> +#define SENINF8_MUX_CTRL_FIFO_PUSH_EN_SHIFT 16 >> +#define SENINF8_MUX_CTRL_FIFO_PUSH_EN_MASK (0x3f << 16) >> +#define SENINF8_MUX_CTRL_FIFO_FLUSH_EN_SHIFT 22 >> +#define SENINF8_MUX_CTRL_FIFO_FLUSH_EN_MASK (0x3f << 22) >> +#define SENINF8_MUX_CTRL_FIFO_FULL_WR_EN_SHIFT 28 >> +#define SENINF8_MUX_CTRL_FIFO_FULL_WR_EN_MASK (0x3 << 28) >> +#define SENINF8_MUX_CTRL_CROP_EN_SHIFT 30 >> +#define SENINF8_MUX_CTRL_CROP_EN_MASK (0x1 << 30) >> +#define SENINF8_MUX_CTRL_SENINF_MUX_EN_SHIFT 31 >> +#define SENINF8_MUX_CTRL_SENINF_MUX_EN_MASK (0x1 << 31) >> +#define SENINF8_MUX_INTEN 0x7D04 >> +#define SENINF8_MUX_INTEN_SENINF_OVERRUN_IRQ_EN_SHIFT 0 >> +#define SENINF8_MUX_INTEN_SENINF_OVERRUN_IRQ_EN_MASK (0x1 << 0) >> +#define SENINF8_MUX_INTEN_SENINF_CRCERR_IRQ_EN_SHIFT 1 >> +#define SENINF8_MUX_INTEN_SENINF_CRCERR_IRQ_EN_MASK (0x1 << 1) >> +#define SENINF8_MUX_INTEN_SENINF_FSMERR_IRQ_EN_SHIFT 2 >> +#define SENINF8_MUX_INTEN_SENINF_FSMERR_IRQ_EN_MASK (0x1 << 2) >> +#define SENINF8_MUX_INTEN_SENINF_VSIZEERR_IRQ_EN_SHIFT 3 >> +#define SENINF8_MUX_INTEN_SENINF_VSIZEERR_IRQ_EN_MASK (0x1 << 3) >> +#define SENINF8_MUX_INTEN_SENINF_HSIZEERR_IRQ_EN_SHIFT 4 >> +#define SENINF8_MUX_INTEN_SENINF_HSIZEERR_IRQ_EN_MASK (0x1 << 4) >> +#define SENINF8_MUX_INTEN_SENINF_SENSOR_VSIZEERR_IRQ_EN_SHIFT 5 >> +#define SENINF8_MUX_INTEN_SENINF_SENSOR_VSIZEERR_IRQ_EN_MASK (0x1 << 5) >> +#define SENINF8_MUX_INTEN_SENINF_SENSOR_HSIZEERR_IRQ_EN_SHIFT 6 >> +#define SENINF8_MUX_INTEN_SENINF_SENSOR_HSIZEERR_IRQ_EN_MASK (0x1 << 6) >> +#define SENINF8_MUX_INTEN_SENINF_IRQ_CLR_SEL_SHIFT 31 >> +#define SENINF8_MUX_INTEN_SENINF_IRQ_CLR_SEL_MASK (0x1 << 31) >> +#define SENINF8_MUX_INTSTA 0x7D08 >> +#define SENINF8_MUX_INTSTA_SENINF_OVERRUN_IRQ_STA_SHIFT 0 >> +#define SENINF8_MUX_INTSTA_SENINF_OVERRUN_IRQ_STA_MASK (0x1 << 0) >> +#define SENINF8_MUX_INTSTA_SENINF_CRCERR_IRQ_STA_SHIFT 1 >> +#define SENINF8_MUX_INTSTA_SENINF_CRCERR_IRQ_STA_MASK (0x1 << 1) >> +#define SENINF8_MUX_INTSTA_SENINF_FSMERR_IRQ_STA_SHIFT 2 >> +#define SENINF8_MUX_INTSTA_SENINF_FSMERR_IRQ_STA_MASK (0x1 << 2) >> +#define SENINF8_MUX_INTSTA_SENINF_VSIZEERR_IRQ_STA_SHIFT 3 >> +#define SENINF8_MUX_INTSTA_SENINF_VSIZEERR_IRQ_STA_MASK (0x1 << 3) >> +#define SENINF8_MUX_INTSTA_SENINF_HSIZEERR_IRQ_STA_SHIFT 4 >> +#define SENINF8_MUX_INTSTA_SENINF_HSIZEERR_IRQ_STA_MASK (0x1 << 4) >> +#define SENINF8_MUX_INTSTA_SENINF_SENSOR_VSIZEERR_IRQ_STA_SHIFT 5 >> +#define SENINF8_MUX_INTSTA_SENINF_SENSOR_VSIZEERR_IRQ_STA_MASK (0x1 << 5) >> +#define SENINF8_MUX_INTSTA_SENINF_SENSOR_HSIZEERR_IRQ_STA_SHIFT 6 >> +#define SENINF8_MUX_INTSTA_SENINF_SENSOR_HSIZEERR_IRQ_STA_MASK (0x1 << 6) >> +#define SENINF8_MUX_SIZE 0x7D0C >> +#define SENINF8_MUX_SIZE_SENINF_VSIZE_SHIFT 0 >> +#define SENINF8_MUX_SIZE_SENINF_VSIZE_MASK (0xffff << 0) >> +#define SENINF8_MUX_SIZE_SENINF_HSIZE_SHIFT 16 >> +#define SENINF8_MUX_SIZE_SENINF_HSIZE_MASK (0xffff << 16) >> +#define SENINF8_MUX_DEBUG_1 0x7D10 >> +#define SENINF8_MUX_DEBUG_1_DEBUG_INFO_SHIFT 0 >> +#define SENINF8_MUX_DEBUG_1_DEBUG_INFO_MASK (0xffffffff << 0) >> +#define SENINF8_MUX_DEBUG_2 0x7D14 >> +#define SENINF8_MUX_DEBUG_2_DEBUG_INFO_SHIFT 0 >> +#define SENINF8_MUX_DEBUG_2_DEBUG_INFO_MASK (0xffffffff << 0) >> +#define SENINF8_MUX_DEBUG_3 0x7D18 >> +#define SENINF8_MUX_DEBUG_3_DEBUG_INFO_SHIFT 0 >> +#define SENINF8_MUX_DEBUG_3_DEBUG_INFO_MASK (0xffffffff << 0) >> +#define SENINF8_MUX_DEBUG_4 0x7D1C >> +#define SENINF8_MUX_DEBUG_4_DEBUG_INFO_SHIFT 0 >> +#define SENINF8_MUX_DEBUG_4_DEBUG_INFO_MASK (0xffffffff << 0) >> +#define SENINF8_MUX_DEBUG_5 0x7D20 >> +#define SENINF8_MUX_DEBUG_5_DEBUG_INFO_SHIFT 0 >> +#define SENINF8_MUX_DEBUG_5_DEBUG_INFO_MASK (0xffffffff << 0) >> +#define SENINF8_MUX_DEBUG_6 0x7D24 >> +#define SENINF8_MUX_DEBUG_6_DEBUG_INFO_SHIFT 0 >> +#define SENINF8_MUX_DEBUG_6_DEBUG_INFO_MASK (0xffffffff << 0) >> +#define SENINF8_MUX_DEBUG_7 0x7D28 >> +#define SENINF8_MUX_DEBUG_7_DEBUG_INFO_SHIFT 0 >> +#define SENINF8_MUX_DEBUG_7_DEBUG_INFO_MASK (0xffffffff << 0) >> +#define SENINF8_MUX_SPARE 0x7D2C >> +#define SENINF8_MUX_SPARE_SENINF_CRC_SEL_SHIFT 9 >> +#define SENINF8_MUX_SPARE_SENINF_CRC_SEL_MASK (0x3 << 9) >> +#define SENINF8_MUX_SPARE_SENINF_VCNT_SEL_SHIFT 11 >> +#define SENINF8_MUX_SPARE_SENINF_VCNT_SEL_MASK (0x3 << 11) >> +#define SENINF8_MUX_SPARE_SENINF_FIFO_FULL_SEL_SHIFT 13 >> +#define SENINF8_MUX_SPARE_SENINF_FIFO_FULL_SEL_MASK (0x1 << 13) >> +#define SENINF8_MUX_SPARE_SENINF_SPARE_SHIFT 14 >> +#define SENINF8_MUX_SPARE_SENINF_SPARE_MASK (0x3f << 14) >> +#define SENINF8_MUX_DATA 0x7D30 >> +#define SENINF8_MUX_DATA_SENINF_DATA0_SHIFT 0 >> +#define SENINF8_MUX_DATA_SENINF_DATA0_MASK (0xffff << 0) >> +#define SENINF8_MUX_DATA_SENINF_DATA1_SHIFT 16 >> +#define SENINF8_MUX_DATA_SENINF_DATA1_MASK (0xffff << 16) >> +#define SENINF8_MUX_DATA_CNT 0x7D34 >> +#define SENINF8_MUX_DATA_CNT_SENINF_DATA_CNT_SHIFT 0 >> +#define SENINF8_MUX_DATA_CNT_SENINF_DATA_CNT_MASK (0xffffffff << 0) >> +#define SENINF8_MUX_CROP 0x7D38 >> +#define SENINF8_MUX_CROP_SENINF_CROP_X1_SHIFT 0 >> +#define SENINF8_MUX_CROP_SENINF_CROP_X1_MASK (0xffff << 0) >> +#define SENINF8_MUX_CROP_SENINF_CROP_X2_SHIFT 16 >> +#define SENINF8_MUX_CROP_SENINF_CROP_X2_MASK (0xffff << 16) >> +#define SENINF8_MUX_CTRL_EXT 0x7D3C >> +#define SENINF8_MUX_CTRL_EXT_SENINF_SRC_SEL_EXT_SHIFT 0 >> +#define SENINF8_MUX_CTRL_EXT_SENINF_SRC_SEL_EXT_MASK (0x3 << 0) >> +#define SENINF8_MUX_CTRL_EXT_SENINF_PIX_SEL_EXT_SHIFT 4 >> +#define SENINF8_MUX_CTRL_EXT_SENINF_PIX_SEL_EXT_MASK (0x1 << 4) > > Add a new line here > >> +#endif >> > > Thanks > Helen > > ************* MEDIATEK Confidentiality Notice > ******************** > The information contained in this e-mail message (including any > attachments) may be confidential, proprietary, privileged, or otherwise > exempt from disclosure under applicable laws. It is intended to be > conveyed only to the designated recipient(s). Any use, dissemination, > distribution, printing, retaining or copying of this e-mail (including its > attachments) by unintended recipient(s) is strictly prohibited and may > be unlawful. If you are not an intended recipient of this e-mail, or believe > > that you have received this e-mail in error, please notify the sender > immediately (by replying to this e-mail), delete any and all copies of > this e-mail (including any attachments) from your system, and do not > disclose the content of this e-mail to any other person. Thank you! > From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id D1552C2BA2B for ; Mon, 13 Apr 2020 20:40:20 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 2256520732 for ; Mon, 13 Apr 2020 20:40:20 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="M/xj4cAT" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 2256520732 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=collabora.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20170209; h=Sender: Content-Transfer-Encoding:Content-Type:Cc:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:In-Reply-To:MIME-Version:Date: Message-ID:From:References:To:Subject:Reply-To:Content-ID:Content-Description :Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=jgYZX9ZWKs4GS8vKy7Tl2X3/Vzxb2zkNjst+VC5ICkU=; b=M/xj4cATQEqAXj iR8943BijPFhtTy5SN9tpMiNuTxYEwpttOzwu637+bzP1+diL2Dmgxtxy8/AN+sILOU/h9a1cGcP8 OZLeiggmLpO3qet5tY8I7K3U2svwYiNPEln6qhoU2Z3z6dHzByAiaGljPAhcUskjRSy8BwcjjgI9a IfXDHzNSjAQnveOyUfusPZ2hbZI0ZgVIiv3UAwbVmE83D1P9gXbwyp/ukmLK3NqD7sVmq0APTep/a cJQI46axmzZlTsvdjdfV07c0zhAB3Fiu5sOsB3QWeLIEZ0IAe+ot73Na0R5vYc6raBd7ZLwboNtWj O52DMj6KmaKSMYRWGt/A==; Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1jO5sE-0004UZ-Bo; Mon, 13 Apr 2020 20:40:06 +0000 Received: from bhuna.collabora.co.uk ([46.235.227.227]) by bombadil.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1jO5s6-0003UU-5M; Mon, 13 Apr 2020 20:40:03 +0000 Received: from [IPv6:2804:431:e7cc:79a2:b6f7:4033:5775:cc3a] (unknown [IPv6:2804:431:e7cc:79a2:b6f7:4033:5775:cc3a]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) (Authenticated sender: koike) by bhuna.collabora.co.uk (Postfix) with ESMTPSA id 481002A00F2; Mon, 13 Apr 2020 21:39:45 +0100 (BST) Subject: Re: [RFC PATCH V5 1/3] media: platform: mtk-isp: Add Mediatek sensor interface driver To: =?UTF-8?B?TG91aXMgS3VvICjpg63lvrflr6cp?= , "hans.verkuil@cisco.com" , "laurent.pinchart+renesas@ideasonboard.com" , "tfiga@chromium.org" , "keiichiw@chromium.org" , "matthias.bgg@gmail.com" , "mchehab@kernel.org" References: <20200129081650.8027-1-louis.kuo@mediatek.com> <20200129081650.8027-2-louis.kuo@mediatek.com> From: Helen Koike Message-ID: Date: Mon, 13 Apr 2020 17:39:38 -0300 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101 Thunderbird/68.7.0 MIME-Version: 1.0 In-Reply-To: Content-Language: en-US X-Spam-Note: CRM114 run bypassed due to message size (559482 bytes) X-Spam-Score: -0.0 (/) X-Spam-Report: SpamAssassin version 3.4.4 on bombadil.infradead.org summary: Content analysis details: (-0.0 points) pts rule name description ---- ---------------------- -------------------------------------------------- -0.0 RCVD_IN_DNSWL_NONE RBL: Sender listed at https://www.dnswl.org/, no trust [46.235.227.227 listed in list.dnswl.org] -0.0 SPF_HELO_PASS SPF: HELO matches SPF record -0.0 SPF_PASS SPF: sender matches SPF record X-BeenThere: linux-mediatek@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: "devicetree@vger.kernel.org" , =?UTF-8?B?U2VhbiBDaGVuZyAo6YSt5piH5byYKQ==?= , "kernel@collabora.com" , "Rynn.Wu@mediatek.com" , srv_heupstream , =?UTF-8?B?SmVycnktY2ggQ2hlbiAo6Zmz5pWs5oayKQ==?= , =?UTF-8?B?SnVuZ28gTGluICjmnpfmmI7kv4op?= , =?UTF-8?B?U2ogSHVhbmcgKOm7g+S/oeeSiyk=?= , "yuzhao@chromium.org" , "linux-mediatek@lists.infradead.org" , "zwisler@chromium.org" , =?UTF-8?B?Q2hyaXN0aWUgWXUgKOa4uOmbheaDoCk=?= , =?UTF-8?B?RnJlZGVyaWMgQ2hlbiAo6Zmz5L+K5YWDKQ==?= , "linux-arm-kernel@lists.infradead.org" , "linux-media@vger.kernel.org" Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Sender: "Linux-mediatek" Errors-To: linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org SGkgTG91aXMKCk9uIDQvOS8yMCA5OjUxIEFNLCBMb3VpcyBLdW8gKOmDreW+t+Wvpykgd3JvdGU6 Cj4gSGkgSGVsZW4sCj4gCj4gU29ycnkgZm9yIG15IGxhdGUgcmVwbHksCgpObyBwcm9ibGVtLAoK PiAKPiBBY2NvcmRpbmcgdG8geW91ciBjb21tZW50cywgSSB3b3VsZCBsaWtlIHRvIHVwc3RyZWFt IG5ldyBwYXRjaCBvZiBzZW5zb3IgaW50ZXJmYWNlIGRyaXZlciByZWNlbnRseS4KCk5leHQgdGlt ZSwgaWYgeW91IGNvdWxkIHJlcGx5IHRoZXNlIGNvbW1lbnRzIGlubGluZSBpbiB0aGUgZW1haWwg KGkuZS4ganVzdCBhZnRlciBteSBjb21tZW50cywgYXMgSSdtIGRvaW5nIG5vdyksIGl0IHdvdWxk IGJlIGVhc2llciB0byByZWFkIGFuZCB0byBrbm93IHRoZSBjb250ZXh0IGl0IGFwcGxpZXMuCgo+ IAo+IEEuIEFib3V0IHN0YWdpbmcgYXMgeW91IG1lbnRpb25lZCwgZm9yIHVwc3RyZWFtIHBhdGNo IGZpbGVzCj4gMS4gU2hvdWxkIEkgcHV0IHRoZSBkcml2ZXIgY29kZSB1bmRlciAiL2RyaXZlci9z dGFnaW5nL21lZGlhIiBmb2xkZXIgcmF0aGVyIHRoYW4gIi9kcml2ZXJzL21lZGlhL3BsYXRmb3Jt IiA/Cj4gMi4gQmVzaWRlcywgYWJvdXQgZHQtYmluZGluZyB5YW1sIGZpbGUgYW5kIGRldmljZXRy ZWUgZHRzIGZpbGUsIHNob3VsZCBJIHB1dCBpdCBpbnRvICIvRG9jdW1lbnRhdGlvbi9kZXZpY2V0 cmVlL2JpbmRpbmdzL21lZGlhIiBhbmQgImFyY2gvYXJtNjQvYm9vdC9kdHMvbWVkaWF0ZWsiIGFz IHVzdWFsID8KClNvcnJ5LCBJIHRob3VnaHQgdGhpcyBkcml2ZXIgd2FzIGJlaW5nIGFkZGVkIHRv IHN0YWdpbmcgZm9yIHNvbWUgcmVhc29uLgoKL2RyaXZlcnMvbWVkaWEvcGxhdGZvcm0gaXMgZmlu ZSAoaWYgeW91IGNvbnNpZGVyIHRoZSBkcml2ZXIgaW4gYSBnb29kIHN0YXRlKSwgYnV0IEkgd2Fz IHdvbmRlcmluZyB3aHkgeW91IG5lZWQgMyBkaXJlY3RvcmllcyBtdGstaXNwL2lzcF81MC9zZW5p bmYgPwoKPiAKPiAKPiBCLiBJIGhhdmUgZml4ZWQgY29kZSBmb2xsb3dpbmcgbW9zdCBvZiB5b3Vy IGNvbW1lbnRzLCBidXQgc3RpbGwgcmVtYWluIHNvbWUgYW5kIHJlcGx5IGFzIGJlbG93LAo+IAo+ PiArI2RlZmluZSBOVU1fU0VOU09SUzQKPiBJIHdhcyB3b25kZXJpbmcgaWYgeW91IGNvdWxkIGhh dmUgc2V2ZXJhbCBzZW5zb3JzIHBlciBwb3J0Lgo+ID0+b25lIHNlbnNvciBvbmUgcG9ydCwgc2Vu aW5mIGhhdmUgNCBzb3VyY2UgcGFkcyB0byBjb25uZWN0IHVwIHRvIDQgc2Vuc29ycwoKUmlnaHQs IHNvIG1heWJlIHJlbmFtZSBpdCB0byByZWZsZWN0IHRoZSBudW1iZXIgb2Ygc2luayBwYWRzIChz aW5jZSB5b3UgZG9uJ3Qga25vdyBob3cgbXVjaCBzZW5zb3JzIHdpbGwgYmUgcmVhbGx5IGNvbm5l Y3RlZCByaWdodD8pLgoKPiAKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEwMF9DU0kwQV9SR19DU0kw QV9DUEhZX0VOX01BU0sgKDB4MSA8PCAwKQo+IEkgd291bGQgYWxzbyBhZGQgYSBwcmVmaXggdG8g YWxsIHRoZXNlIG1hY3JvcyBNVEtfU0VOSU5GXwo+ID0+YWRkIGEgcHJlZml4IHRvIGFsbCB0aGVz ZSBtYWNyb3Mgd2lsbCBtYWtlIGEgbG90IG9mIHJlZ2lzdGVyIG5hbWVzIHRvbyBsb25nIHRvIG92 ZXIgODAgY2hhcmFjdGVycyBlYXNpbHkKPiBJdCB3b3VsZCBiZSBuaWNlIHRvIGFsaWduIHRoZSB2 YWx1ZXMgaW4gdGhlIHNhbWUgdGFidWxhdGlvbi4KPiA9PnRoZSBzYW1lIGFzIGFib3ZlLCBvdmVy IDgwIGNoYXJhY3RlcnMgYW5kIGNhdXNlIGNoZWNrcGF0Y2ggZmFpbAoKSSBrbm93IHRoYXQsIGF0 IGxlYXN0IHRoZSBtZWRpYSBjb21tdW5pdHkgaXMgb2sgZ29pbmcgb3ZlciA4MCBjaGFyYWN0ZXJz IGlmIHRoZSBjb2RlIGlzIGVhc2llciB0byByZWFkIGFuZCBtb3JlIG9yZ2FuaXplZC4KClJlZ2Fy ZHMsCkhlbGVuCgo+IAo+IEJScwo+IExvdWlzCj4gCj4gLS0tLS1PcmlnaW5hbCBNZXNzYWdlLS0t LS0KPiBGcm9tOiBIZWxlbiBLb2lrZSBbbWFpbHRvOmhlbGVuLmtvaWtlQGNvbGxhYm9yYS5jb21d IAo+IFNlbnQ6IFRodXJzZGF5LCBGZWJydWFyeSAyMCwgMjAyMCA1OjE3IEFNCj4gVG86IExvdWlz IEt1byAo6YOt5b635a+nKSA8bG91aXMua3VvQG1lZGlhdGVrLmNvbT47IGhhbnMudmVya3VpbEBj aXNjby5jb207IGxhdXJlbnQucGluY2hhcnQrcmVuZXNhc0BpZGVhc29uYm9hcmQuY29tOyB0Zmln YUBjaHJvbWl1bS5vcmc7IGtlaWljaGl3QGNocm9taXVtLm9yZzsgbWF0dGhpYXMuYmdnQGdtYWls LmNvbTsgbWNoZWhhYkBrZXJuZWwub3JnCj4gQ2M6IGRldmljZXRyZWVAdmdlci5rZXJuZWwub3Jn OyBTZWFuIENoZW5nICjphK3mmIflvJgpIDxTZWFuLkNoZW5nQG1lZGlhdGVrLmNvbT47IFJ5bm4u V3VAbWVkaWF0ZWsuY29tOyBzcnZfaGV1cHN0cmVhbSA8c3J2X2hldXBzdHJlYW1AbWVkaWF0ZWsu Y29tPjsgSmVycnktY2ggQ2hlbiAo6Zmz5pWs5oayKSA8SmVycnktY2guQ2hlbkBtZWRpYXRlay5j b20+OyBKdW5nbyBMaW4gKOael+aYjuS/iikgPGp1bmdvLmxpbkBtZWRpYXRlay5jb20+OyBTaiBI dWFuZyAo6buD5L+h55KLKSA8c2ouaHVhbmdAbWVkaWF0ZWsuY29tPjsgeXV6aGFvQGNocm9taXVt Lm9yZzsgbGludXgtbWVkaWF0ZWtAbGlzdHMuaW5mcmFkZWFkLm9yZzsgendpc2xlckBjaHJvbWl1 bS5vcmc7IENocmlzdGllIFl1ICjmuLjpm4Xmg6ApIDxjaHJpc3RpZS55dUBtZWRpYXRlay5jb20+ OyBGcmVkZXJpYyBDaGVuICjpmbPkv4rlhYMpIDxGcmVkZXJpYy5DaGVuQG1lZGlhdGVrLmNvbT47 IGxpbnV4LWFybS1rZXJuZWxAbGlzdHMuaW5mcmFkZWFkLm9yZzsgbGludXgtbWVkaWFAdmdlci5r ZXJuZWwub3JnOyBrZXJuZWxAY29sbGFib3JhLmNvbQo+IFN1YmplY3Q6IFJlOiBbUkZDIFBBVENI IFY1IDEvM10gbWVkaWE6IHBsYXRmb3JtOiBtdGstaXNwOiBBZGQgTWVkaWF0ZWsgc2Vuc29yIGlu dGVyZmFjZSBkcml2ZXIKPiAKPiBIaSBMb3VpcywKPiAKPiBBcyBJIG1lbnRpb25lZCBpbiB0aGUg Y292ZXIgbGV0dGVyLCBsb29rcyBsaWtlIHRoaXMgcGF0Y2ggZGlkbid0IHJlYWNoIGxpbnV4LW1l ZGlhCj4gbWFpbGluZyBsaXN0IGR1ZSB0byBpdHMgc2l6ZSBhbmQgeW91IG1pZ2h0IG5lZWQgdG8g YnJlYWsgaXQgaW4gc21hbGxlciBwYXRjaGVzLgo+IAo+IFBsZWFzZSBzZWUgbXkgY29tbWVudHMg YmVsb3cuCj4gCj4gT24gMS8yOS8yMCA2OjE2IEFNLCBMb3VpcyBLdW8gd3JvdGU6Cj4+IFRoaXMg cGF0Y2ggYWRkcyBNZWRpYXRlaydzIHNlbnNvciBpbnRlcmZhY2UgZHJpdmVyLiBTZW5zb3IgaW50 ZXJmYWNlIGRyaXZlciBpcwo+PiBhIE1JUEktQ1NJMiBob3N0IGRyaXZlciwgbmFtZWx5LCBhIEhX IGNhbWVyYSBpbnRlcmZhY2UgY29udHJvbGxlci4gSXQgc3VwcG9ydCBhCj4+IHdpZGVseSBhZG9w dGVkLCBzaW1wbGUsIGhpZ2gtc3BlZWQgcHJvdG9jb2wgcHJpbWFyaWx5IGludGVuZGVkIGZvcgo+ PiBwb2ludC10by1wb2ludCBpbWFnZSBhbmQgdmlkZW8gdHJhbnNtaXNzaW9uIGJldHdlZW4gY2Ft ZXJhcyBhbmQgaG9zdCBkZXZpY2VzLgo+PiBUaGUgbXRrLWlzcCBkaXJlY3Rvcnkgd2lsbCBjb250 YWluIGRyaXZlcnMgZm9yIG11bHRpcGxlIElQIGJsb2NrcyBmb3VuZCBpbgo+PiBNZWRpYXRlayBJ U1Agc3lzdGVtLiBJdCB3aWxsIGluY2x1ZGUgSVNQIFBhc3MgMSBkcml2ZXIsIHNlbnNvciBpbnRl cmZhY2UgZHJpdmVyCj4+ICwgRElQIGRyaXZlciBhbmQgZmFjZSBkZXRlY3Rpb24gZHJpdmVyLgo+ PiAKPj4gU2lnbmVkLW9mZi1ieTogTG91aXMgS3VvIDxsb3Vpcy5rdW9AbWVkaWF0ZWsuY29tPgo+ PiAtLS0KPj4gIGRyaXZlcnMvbWVkaWEvcGxhdGZvcm0vTWFrZWZpbGUgICAgICAgICAgICAgICB8 ICAgIDEgKwo+PiAgZHJpdmVycy9tZWRpYS9wbGF0Zm9ybS9tdGstaXNwL0tjb25maWcgICAgICAg IHwgICAxNyArCj4+ICAuLi4vbWVkaWEvcGxhdGZvcm0vbXRrLWlzcC9pc3BfNTAvTWFrZWZpbGUg ICAgfCAgICAzICsKPj4gIC4uLi9wbGF0Zm9ybS9tdGstaXNwL2lzcF81MC9zZW5pbmYvTWFrZWZp bGUgICB8ICAgIDYgKwo+PiAgLi4uL210ay1pc3AvaXNwXzUwL3NlbmluZi9tdGtfc2VuaW5mLmMg ICAgICAgIHwgMTExMiArKysKPj4gIC4uLi9tdGstaXNwL2lzcF81MC9zZW5pbmYvbXRrX3Nlbmlu Zl9kZWYuaCAgICB8ICAgNzIgKwo+PiAgLi4uL210ay1pc3AvaXNwXzUwL3NlbmluZi9tdGtfc2Vu aW5mX3JlZy5oICAgIHwgNzc0NyArKysrKysrKysrKysrKysrKwo+PiAgNyBmaWxlcyBjaGFuZ2Vk LCA4OTU4IGluc2VydGlvbnMoKykKPj4gIGNyZWF0ZSBtb2RlIDEwMDY0NCBkcml2ZXJzL21lZGlh L3BsYXRmb3JtL210ay1pc3AvS2NvbmZpZwo+PiAgY3JlYXRlIG1vZGUgMTAwNjQ0IGRyaXZlcnMv bWVkaWEvcGxhdGZvcm0vbXRrLWlzcC9pc3BfNTAvTWFrZWZpbGUKPj4gIGNyZWF0ZSBtb2RlIDEw MDY0NCBkcml2ZXJzL21lZGlhL3BsYXRmb3JtL210ay1pc3AvaXNwXzUwL3NlbmluZi9NYWtlZmls ZQo+PiAgY3JlYXRlIG1vZGUgMTAwNjQ0IGRyaXZlcnMvbWVkaWEvcGxhdGZvcm0vbXRrLWlzcC9p c3BfNTAvc2VuaW5mL210a19zZW5pbmYuYwo+PiAgY3JlYXRlIG1vZGUgMTAwNjQ0IGRyaXZlcnMv bWVkaWEvcGxhdGZvcm0vbXRrLWlzcC9pc3BfNTAvc2VuaW5mL210a19zZW5pbmZfZGVmLmgKPj4g IGNyZWF0ZSBtb2RlIDEwMDY0NCBkcml2ZXJzL21lZGlhL3BsYXRmb3JtL210ay1pc3AvaXNwXzUw L3NlbmluZi9tdGtfc2VuaW5mX3JlZy5oCj4gCj4gQW55IHNwZWNpYWwgcmVhc29uIGZvciBoYXZp bmcgMyBkaXJlY3Rvcmllcz8gbXRrLWlzcC9pc3BfNTAvc2VuaW5mID8KPiBJIHdhcyB3b25kZXJp bmcgaWYgb25seSBtdGstaXNwL3NlbmluZiB3b3VsZCBiZSBnb29kIGVub3VnaC4KPiBPciBtYXli ZSBqdXN0IG10ay1pc3Atc2VuaW5mIHdoaWxlIGl0J3Mgc3RpbGwgaW4gc3RhZ2luZyBhbmQgd2Ug ZG9uJ3QgaGF2ZQo+IHRoZSBvdGhlciBJUCBibG9jcyBkcml2ZXJzLgo+IAo+IEFsc28sIGlmIHRo ZSBkcml2ZXIgaXMgZ29pbmcgdG8gc3RhZ2luZywgaXQgc2hvdWxkIGhhdmUgYSBUT0RPIGZpbGUg YXMgd2VsbCBhcwo+IG1lbnRpb25lZCBvbiBodHRwczovL3d3dy5rZXJuZWwub3JnL2RvYy9odG1s L3Y0LjE1L3Byb2Nlc3MvMi5Qcm9jZXNzLmh0bWwjc3RhZ2luZy10cmVlcwo+IAo+IAo+PiAKPj4g ZGlmZiAtLWdpdCBhL2RyaXZlcnMvbWVkaWEvcGxhdGZvcm0vTWFrZWZpbGUgYi9kcml2ZXJzL21l ZGlhL3BsYXRmb3JtL01ha2VmaWxlCj4+IGluZGV4IDdjYmJkOTI1MTI0Yy4uY2ZmM2Y2NTU3NzRj IDEwMDY0NAo+PiAtLS0gYS9kcml2ZXJzL21lZGlhL3BsYXRmb3JtL01ha2VmaWxlCj4+ICsrKyBi L2RyaXZlcnMvbWVkaWEvcGxhdGZvcm0vTWFrZWZpbGUKPj4gQEAgLTkyLDYgKzkyLDcgQEAgb2Jq LSQoQ09ORklHX1ZJREVPX01FRElBVEVLX01EUCkrPSBtdGstbWRwLwo+PiAgCj4+ICBvYmotJChD T05GSUdfVklERU9fTUVESUFURUtfSlBFRykrPSBtdGstanBlZy8KPj4gIAo+PiArb2JqLSQoQ09O RklHX01US19TRU5JTkYpKz0gbXRrLWlzcC9pc3BfNTAvCj4+ICBvYmotJChDT05GSUdfVklERU9f UUNPTV9DQU1TUykrPSBxY29tL2NhbXNzLwo+PiAgCj4+ICBvYmotJChDT05GSUdfVklERU9fUUNP TV9WRU5VUykrPSBxY29tL3ZlbnVzLwo+PiBkaWZmIC0tZ2l0IGEvZHJpdmVycy9tZWRpYS9wbGF0 Zm9ybS9tdGstaXNwL0tjb25maWcgYi9kcml2ZXJzL21lZGlhL3BsYXRmb3JtL210ay1pc3AvS2Nv bmZpZwo+PiBuZXcgZmlsZSBtb2RlIDEwMDY0NAo+PiBpbmRleCAwMDAwMDAwMDAwMDAuLmM0Njlm NmE4MmExZAo+PiAtLS0gL2Rldi9udWxsCj4+ICsrKyBiL2RyaXZlcnMvbWVkaWEvcGxhdGZvcm0v bXRrLWlzcC9LY29uZmlnCj4+IEBAIC0wLDAgKzEsMTcgQEAKPj4gK2NvbmZpZyBNVEtfU0VOSU5G Cj4+ICt0cmlzdGF0ZSAiTWVkaWFUZWsgbWlwaSBjc2kyIGRyaXZlciIKPj4gK2RlcGVuZHMgb24g VklERU9fVjRMMiAmJiBWSURFT19WNEwyX1NVQkRFVl9BUEk+ICtkZXBlbmRzIG9uIE1FRElBX0NB TUVSQV9TVVBQT1JUCj4gCj4gZGVwZW5kcyBvbiBBUkNIX01FRElBVEVLIHx8IENPTVBJTEVfVEVT VAo+IAo+PiArc2VsZWN0IFY0TDJfRldOT0RFCj4+ICsKPj4gK2RlZmF1bHQgbgo+PiAraGVscAo+ PiArICAgIFRoaXMgZHJpdmVyIHByb3ZpZGVzIGEgbWlwaS1jc2kyIGhvc3QgZHJpdmVyIHVzZWQg YXMgYQo+PiArICAgIGludGVyZmFjZSB0byBjb25uZWN0IGNhbWVyYSB3aXRoIE1lZGlhVGVrJ3MK Pj4gKyAgICBNVDgxODMgU09Dcy4gSXQgaXMgYWJsZSB0byBoYW5kbGUgbXVsdGlwbGUgY2FtZXJh cwo+PiArICAgIGF0IHRoZSBzYW1lIHRpbWUuCj4+ICsKPj4gKyAgICBDaG9vc2UgeSBpZiB5b3Ug d2FudCB0byB1c2UgTWVkaWFUZWsgU29DcyB0byBjcmVhdGUgaW1hZ2UKPj4gKyAgICBjYXB0dXJl IGFwcGxpY2F0aW9uIHN1Y2ggYXMgdmlkZW8gcmVjb3JkaW5nIGFuZCBzdGlsbCBpbWFnZQo+PiAr ICAgIGNhcHR1cmUuCj4gCj4gaWRlbnRhdGlvbiBpcyB1c3VhbGx5IHR3byBzcGFjZXMgYWZ0ZXIg ImhlbHAiCj4gCj4+ICsKPj4gZGlmZiAtLWdpdCBhL2RyaXZlcnMvbWVkaWEvcGxhdGZvcm0vbXRr LWlzcC9pc3BfNTAvTWFrZWZpbGUgYi9kcml2ZXJzL21lZGlhL3BsYXRmb3JtL210ay1pc3AvaXNw XzUwL01ha2VmaWxlCj4+IG5ldyBmaWxlIG1vZGUgMTAwNjQ0Cj4+IGluZGV4IDAwMDAwMDAwMDAw MC4uMmU3ZDczMWQ0MmI3Cj4+IC0tLSAvZGV2L251bGwKPj4gKysrIGIvZHJpdmVycy9tZWRpYS9w bGF0Zm9ybS9tdGstaXNwL2lzcF81MC9NYWtlZmlsZQo+PiBAQCAtMCwwICsxLDMgQEAKPj4gKyMg U1BEWC1MaWNlbnNlLUlkZW50aWZpZXI6IEdQTC0yLjAKPj4gKwo+PiArb2JqLSQoQ09ORklHX01U S19TRU5JTkYpICs9IHNlbmluZi8KPj4gZGlmZiAtLWdpdCBhL2RyaXZlcnMvbWVkaWEvcGxhdGZv cm0vbXRrLWlzcC9pc3BfNTAvc2VuaW5mL01ha2VmaWxlIGIvZHJpdmVycy9tZWRpYS9wbGF0Zm9y bS9tdGstaXNwL2lzcF81MC9zZW5pbmYvTWFrZWZpbGUKPj4gbmV3IGZpbGUgbW9kZSAxMDA2NDQK Pj4gaW5kZXggMDAwMDAwMDAwMDAwLi5iZjE5M2ZlYjBjZTkKPj4gLS0tIC9kZXYvbnVsbAo+PiAr KysgYi9kcml2ZXJzL21lZGlhL3BsYXRmb3JtL210ay1pc3AvaXNwXzUwL3NlbmluZi9NYWtlZmls ZQo+PiBAQCAtMCwwICsxLDYgQEAKPj4gKyMgU1BEWC1MaWNlbnNlLUlkZW50aWZpZXI6IEdQTC0y LjAKPj4gKwo+PiArTU9EVUxFPSBtdGtfc2VuaW5mCj4+ICtMSUJfRklMRVM9IG10a19zZW5pbmYK PiAKPiBUaGlzIGlzIG5vdCBjb21tb24uCj4geW91IGNhbiBsaXN0IHRoZSBmaWxlcyB3aXRoOgo+ IAo+IG10a19zZW5pbmZfb2JqcyArPSBmaWxlMS5vIGZpbGUyLm8KPiAKPiBQbGVhc2UgY2hlY2sg aG93IHZpdmlkIGRyaXZlciBkb2VzIGl0Lgo+IAo+PiArCj4+ICtvYmotJChDT05GSUdfTVRLX1NF TklORikgKz0gbXRrX3NlbmluZi5vCj4+IGRpZmYgLS1naXQgYS9kcml2ZXJzL21lZGlhL3BsYXRm b3JtL210ay1pc3AvaXNwXzUwL3NlbmluZi9tdGtfc2VuaW5mLmMgYi9kcml2ZXJzL21lZGlhL3Bs YXRmb3JtL210ay1pc3AvaXNwXzUwL3NlbmluZi9tdGtfc2VuaW5mLmMKPj4gbmV3IGZpbGUgbW9k ZSAxMDA2NDQKPj4gaW5kZXggMDAwMDAwMDAwMDAwLi44ZWRhYTc5MWNkN2IKPj4gLS0tIC9kZXYv bnVsbAo+PiArKysgYi9kcml2ZXJzL21lZGlhL3BsYXRmb3JtL210ay1pc3AvaXNwXzUwL3Nlbmlu Zi9tdGtfc2VuaW5mLmMKPj4gQEAgLTAsMCArMSwxMTEyIEBACj4+ICsvKiBTUERYLUxpY2Vuc2Ut SWRlbnRpZmllcjogR1BMLTIuMCAqLwo+PiArCj4+ICsjaW5jbHVkZSA8bGludXgvbW9kdWxlLmg+ Cj4+ICsjaW5jbHVkZSA8bGludXgvZGVsYXkuaD4KPj4gKyNpbmNsdWRlIDxsaW51eC9wbGF0Zm9y bV9kZXZpY2UuaD4KPj4gKyNpbmNsdWRlIDxsaW51eC9zbGFiLmg+Cj4+ICsjaW5jbHVkZSA8bGlu dXgvcG1fcnVudGltZS5oPgo+PiArI2luY2x1ZGUgPGxpbnV4L2Nsay5oPgo+PiArI2luY2x1ZGUg PGxpbnV4L2ludGVycnVwdC5oPgo+PiArI2luY2x1ZGUgPGxpbnV4L29mX2dyYXBoLmg+Cj4+ICsj aW5jbHVkZSA8bGludXgvb2ZfaXJxLmg+Cj4+ICsjaWZkZWYgQ09ORklHX0NPTVBBVAo+PiArI2lu Y2x1ZGUgPGxpbnV4L2NvbXBhdC5oPgo+PiArI2VuZGlmCj4gCj4gdGhpcyBpcyB1bnVzdWFsIHRv IG1lLCBpcyBpdCBpbmRlZWQgcmVxdWlyZWQ/Cj4gSSBvbmx5IGZvdW5kIGRyaXZlcnMvc3RhZ2lu Zy9waTQzMy9waTQzM19pZi5jIGRvaW5nIHRoaXMKPiAKPj4gKyNpbmNsdWRlIDxsaW51eC92aWRl b2RldjIuaD4KPj4gKyNpbmNsdWRlIDxtZWRpYS92NGwyLXN1YmRldi5oPgo+PiArI2luY2x1ZGUg PG1lZGlhL3Y0bDItZndub2RlLmg+Cj4+ICsjaW5jbHVkZSA8bWVkaWEvdjRsMi1jdHJscy5oPgo+ PiArI2luY2x1ZGUgPG1lZGlhL3Y0bDItZXZlbnQuaD4KPj4gKyNpbmNsdWRlIDxtZWRpYS92NGwy LWFzeW5jLmg+Cj4gCj4gbmV3IGxpbmUKPiAKPj4gKyNpbmNsdWRlICJtdGtfc2VuaW5mX3JlZy5o Igo+PiArI2luY2x1ZGUgIm10a19zZW5pbmZfZGVmLmgiCj4gCj4gUGxlYXNlLCBzb3J0IGFsbCBo ZWFkZXJzIGFscGhhYmV0aWNhbGx5Cj4gCj4+ICsKPj4gKyNkZWZpbmUgU0VOSU5GX0JJVFMoYmFz ZSwgcmVnLCBmaWVsZCwgdmFsKSBkbyB7IFwKPj4gK3UzMiBfX2lvbWVtICpfX3AgPSAoYmFzZSkg KyAocmVnKTsgXAo+PiArdTMyIF9fdiA9ICpfX3A7IFwKPj4gK19fdiAmPSB+cmVnIyNfIyNmaWVs ZCMjX01BU0s7IFwKPj4gK19fdiB8PSAoKHZhbCkgPDwgcmVnIyNfIyNmaWVsZCMjX1NISUZUKTsg XAo+PiArKl9fcCA9IF9fdjsgXAo+PiArfSB3aGlsZSAoMCkKPj4gKwo+PiArI2RlZmluZSBTRU5J TkZfUkVBRF9CSVRTKGJhc2UsIHJlZywgZmllbGQpIFwKPj4gKyh7IFwKPj4gK3UzMiBfX2lvbWVt ICpfX3AgPSAoYmFzZSkgKyAocmVnKTsgXAo+PiArdTMyIF9fdiA9ICpfX3A7IFwKPj4gK19fdiAm PSByZWcjI18jI2ZpZWxkIyNfTUFTSzsgXAo+PiArX192ID4+PSByZWcjI18jI2ZpZWxkIyNfU0hJ RlQ7IFwKPj4gK19fdjsgXAo+PiArfSkKPiAKPiBJdCBsb29rcyBsaWtlIHRoaXMgbWFjcm8gaXMg bm90IHVzZWQsIHBsZWFzZSByZW1vdmUgaXQuCj4gCj4+ICsKPj4gK3N0cnVjdCBzZW5zb3JfY2Zn IHsKPiAKPiBJdCB3b3VsZCBiZSBuaWNlIGlmIGFsbCBzdHJ1Y3RzIGFuZCBmdW5jdGlvbnMgc3Rh cnRlZCB3aXRoCj4gdGhlIHNhbWUgcHJlZml4IG10a19zZW5pbmZfCj4gCj4+ICt1bnNpZ25lZCBj aGFyIGNsb2NrX2xhbmU7Cj4+ICt1bnNpZ25lZCBzaG9ydCBudW1fZGF0YV9sYW5lczsKPj4gK307 Cj4+ICsKPj4gK3N0cnVjdCBtdGtfc2VuaW5mIHsKPj4gK3N0cnVjdCB2NGwyX3N1YmRldiBzdWJk ZXY7Cj4+ICtzdHJ1Y3QgdjRsMl9hc3luY19ub3RpZmllciBub3RpZmllcjsKPj4gK3N0cnVjdCB2 NGwyX2N0cmxfaGFuZGxlciBjdHJsX2hhbmRsZXI7Cj4+ICtzdHJ1Y3QgdjRsMl9zdWJkZXZfZm9y bWF0IGZtdFtOVU1fUEFEU107Cj4+ICtzdHJ1Y3QgZGV2aWNlICpkZXY7Cj4+ICtzdHJ1Y3QgbWVk aWFfcGFkIHBhZHNbTlVNX1BBRFNdOwo+PiArc3RydWN0IHNlbnNvcl9jZmcgc2Vuc29yW05VTV9T RU5TT1JTXTsKPj4gK3Vuc2lnbmVkIGludCBudW1fY2xrczsKPj4gK3N0cnVjdCBjbGtfYnVsa19k YXRhICpjbGtzOwo+PiArdm9pZCBfX2lvbWVtICpiYXNlOwo+PiArdm9pZCBfX2lvbWVtICpyeDsK Pj4gK3Vuc2lnbmVkIGNoYXIgX19pb21lbSAqY3NpMl9yeFtDRkdfQ1NJX1BPUlRfTUFYX05VTV07 Cj4+ICt1bnNpZ25lZCBpbnQgcG9ydDsKPj4gK3Vuc2lnbmVkIGludCBtdXhfc2VsOwo+PiArfTsK Pj4gKwo+PiArc3RhdGljIGlubGluZSBpbnQgaXNfNGQxYyh1bnNpZ25lZCBpbnQgcG9ydCkKPj4g K3sKPj4gK3JldHVybiBwb3J0IDwgQ0ZHX0NTSV9QT1JUXzBBOwo+PiArfQo+PiArCj4+ICtzdGF0 aWMgaW5saW5lIGludCBpc19jZHBoeV9jb21ibyh1bnNpZ25lZCBpbnQgcG9ydCkKPj4gK3sKPj4g K3JldHVybiBwb3J0ID09IENGR19DU0lfUE9SVF8wQSB8fAo+PiArcG9ydCA9PSBDRkdfQ1NJX1BP UlRfMEIgfHwKPj4gK3BvcnQgPT0gQ0ZHX0NTSV9QT1JUXzA7Cj4+ICt9Cj4+ICsKPj4gK2lubGlu ZSBzdHJ1Y3QgbXRrX3NlbmluZiAqc2RfdG9fbXRrX3NlbmluZihzdHJ1Y3QgdjRsMl9zdWJkZXYg KnNkKQo+PiArewo+PiArcmV0dXJuIGNvbnRhaW5lcl9vZihzZCwgc3RydWN0IG10a19zZW5pbmYs IHN1YmRldik7Cj4+ICt9Cj4+ICsKPj4gK3N0YXRpYyB1bnNpZ25lZCBpbnQgbXRrX3NlbmluZl9n ZXRfZHBjbShzdHJ1Y3QgbXRrX3NlbmluZiAqcHJpdikKPj4gK3sKPj4gK3Vuc2lnbmVkIGludCBk cGNtOwo+PiArCj4+ICtzd2l0Y2ggKHByaXYtPmZtdFtwcml2LT5wb3J0XS5mb3JtYXQuY29kZSkg ewo+PiArY2FzZSBNRURJQV9CVVNfRk1UX1NHUkJHMTBfRFBDTThfMVg4Ogo+PiArY2FzZSBNRURJ QV9CVVNfRk1UX1NSR0dCMTBfRFBDTThfMVg4Ogo+PiArY2FzZSBNRURJQV9CVVNfRk1UX1NCR0dS MTBfRFBDTThfMVg4Ogo+PiArY2FzZSBNRURJQV9CVVNfRk1UX1NHQlJHMTBfRFBDTThfMVg4Ogo+ PiArZHBjbSA9IDB4MmE7Cj4+ICticmVhazsKPj4gK2RlZmF1bHQ6Cj4+ICtkcGNtID0gMDsKPj4g K2JyZWFrOwo+PiArfQo+PiArCj4+ICtyZXR1cm4gZHBjbTsKPj4gK30KPj4gKwo+PiArc3RhdGlj IHVuc2lnbmVkIGludCBtdGtfc2VuaW5mX21hcF9mbXQoc3RydWN0IG10a19zZW5pbmYgKnByaXYp Cj4+ICt7Cj4+ICtpbnQgZm10aWR4ID0gUkFXXzEwQklUX0ZNVDsKPj4gKwo+PiArc3dpdGNoIChw cml2LT5mbXRbcHJpdi0+cG9ydF0uZm9ybWF0LmNvZGUpIHsKPj4gK2Nhc2UgTUVESUFfQlVTX0ZN VF9TQkdHUjhfMVg4Ogo+PiArY2FzZSBNRURJQV9CVVNfRk1UX1NHQlJHOF8xWDg6Cj4+ICtjYXNl IE1FRElBX0JVU19GTVRfU0dSQkc4XzFYODoKPj4gK2Nhc2UgTUVESUFfQlVTX0ZNVF9TUkdHQjhf MVg4Ogo+PiArZm10aWR4ID0gUkFXXzhCSVRfRk1UOwo+PiArYnJlYWs7Cj4+ICtjYXNlIE1FRElB X0JVU19GTVRfU0dSQkcxMF8xWDEwOgo+PiArY2FzZSBNRURJQV9CVVNfRk1UX1NSR0dCMTBfMVgx MDoKPj4gK2Nhc2UgTUVESUFfQlVTX0ZNVF9TQkdHUjEwXzFYMTA6Cj4+ICtjYXNlIE1FRElBX0JV U19GTVRfU0dCUkcxMF8xWDEwOgo+PiArZm10aWR4ID0gUkFXXzEwQklUX0ZNVDsKPj4gK2JyZWFr Owo+PiArY2FzZSBNRURJQV9CVVNfRk1UX1NHUkJHMTBfRFBDTThfMVg4Ogo+PiArY2FzZSBNRURJ QV9CVVNfRk1UX1NSR0dCMTBfRFBDTThfMVg4Ogo+PiArY2FzZSBNRURJQV9CVVNfRk1UX1NCR0dS MTBfRFBDTThfMVg4Ogo+PiArY2FzZSBNRURJQV9CVVNfRk1UX1NHQlJHMTBfRFBDTThfMVg4Ogo+ PiArZm10aWR4ID0gUkFXXzhCSVRfRk1UOwo+PiArYnJlYWs7Cj4+ICtjYXNlIE1FRElBX0JVU19G TVRfU0JHR1IxMl8xWDEyOgo+PiArY2FzZSBNRURJQV9CVVNfRk1UX1NHQlJHMTJfMVgxMjoKPj4g K2Nhc2UgTUVESUFfQlVTX0ZNVF9TR1JCRzEyXzFYMTI6Cj4+ICtjYXNlIE1FRElBX0JVU19GTVRf U1JHR0IxMl8xWDEyOgo+PiArZm10aWR4ID0gUkFXXzEyQklUX0ZNVDsKPj4gK2JyZWFrOwo+PiAr Y2FzZSBNRURJQV9CVVNfRk1UX1VZVlk4XzFYMTY6Cj4+ICtjYXNlIE1FRElBX0JVU19GTVRfVllV WThfMVgxNjoKPj4gK2Nhc2UgTUVESUFfQlVTX0ZNVF9ZVVlWOF8xWDE2Ogo+PiArY2FzZSBNRURJ QV9CVVNfRk1UX1lWWVU4XzFYMTY6Cj4+ICtmbXRpZHggPSBZVVY0MjJfRk1UOwo+PiArYnJlYWs7 Cj4+ICtjYXNlIE1FRElBX0JVU19GTVRfSlBFR18xWDg6Cj4+ICtjYXNlIE1FRElBX0JVU19GTVRf UzVDX1VZVllfSlBFR18xWDg6Cj4+ICtmbXRpZHggPSBKUEVHX0ZNVDsKPj4gK2JyZWFrOwo+PiAr fQo+PiArCj4+ICtyZXR1cm4gZm10aWR4Owo+PiArfQo+PiArCj4+ICtzdGF0aWMgdTMyIG10a19z ZW5pbmZfY3NpX3BvcnRfdG9fc2VuaW5mKHUzMiBwb3J0KQo+PiArewo+PiArc3RhdGljIGNvbnN0 IHUzMiBwb3J0X3RvX3NlbmluZltdID0gewo+PiArW0NGR19DU0lfUE9SVF8wXSA9IFNFTklORl8x LAo+PiArW0NGR19DU0lfUE9SVF8xXSA9IFNFTklORl8zLAo+PiArW0NGR19DU0lfUE9SVF8yXSA9 IFNFTklORl81LAo+PiArW0NGR19DU0lfUE9SVF8wQV0gPSBTRU5JTkZfMSwKPj4gK1tDRkdfQ1NJ X1BPUlRfMEJdID0gU0VOSU5GXzIsCj4+ICt9Owo+PiAraWYgKFdBUk5fT04ocG9ydCA+PSBBUlJB WV9TSVpFKHBvcnRfdG9fc2VuaW5mKSkpCj4+ICtyZXR1cm4gLUVJTlZBTDsKPj4gKwo+PiArcmV0 dXJuIHBvcnRfdG9fc2VuaW5mW3BvcnRdOwo+PiArfQo+PiArCj4+ICtzdGF0aWMgdm9pZCBtdGtf c2VuaW5mX3NldF9tdXgoc3RydWN0IG10a19zZW5pbmYgKnByaXYsCj4+ICsgICAgICAgaW50IHNl bmluZikKPj4gK3sKPj4gK3Vuc2lnbmVkIGludCBtdXggPSBwcml2LT5tdXhfc2VsOwo+PiArdm9p ZCBfX2lvbWVtICpwc2VuaW5mX3RvcCA9IHByaXYtPmJhc2U7Cj4+ICt2b2lkIF9faW9tZW0gKnBz ZW5pbmYgPSBwcml2LT5iYXNlICsgMHgxMDAwICogbXV4Owo+PiArdW5zaWduZWQgaW50IHZhbDsK Pj4gK3Vuc2lnbmVkIGludCBwaXhfc2VsX2V4dDsKPj4gK3Vuc2lnbmVkIGludCBwaXhfc2VsOwo+ PiArdW5zaWduZWQgaW50IGhzX3BvbCA9IDA7Cj4+ICt1bnNpZ25lZCBpbnQgdnNfcG9sID0gMDsK Pj4gK3Vuc2lnbmVkIGludCBwaXhlbF9tb2RlID0gT05FX1BJWEVMX01PREU7Cj4+ICt1bnNpZ25l ZCBpbnQgaW5wdXRfZGF0YV90eXBlOwo+PiArCj4+ICsvKiBFbmFibGUgbXV4ICovCj4+ICtTRU5J TkZfQklUUyhwc2VuaW5mLCBTRU5JTkYxX01VWF9DVFJMLCBTRU5JTkZfTVVYX0VOLCAxKTsKPj4g K1NFTklORl9CSVRTKHBzZW5pbmYsIFNFTklORjFfTVVYX0NUUkwsIFNFTklORl9TUkNfU0VMLCBN SVBJX1NFTlNPUik7Cj4+ICtTRU5JTkZfQklUUyhwc2VuaW5mLCBTRU5JTkYxX01VWF9DVFJMX0VY VCwgU0VOSU5GX1NSQ19TRUxfRVhULAo+PiArICAgIE5PUk1BTF9NT0RFTCk7Cj4+ICtpbnB1dF9k YXRhX3R5cGUgPSBtdGtfc2VuaW5mX21hcF9mbXQocHJpdik7Cj4+ICsKPj4gK3N3aXRjaCAocGl4 ZWxfbW9kZSkgewo+PiArY2FzZSAxOiAvKiAyIFBpeGVsICovCj4+ICtwaXhfc2VsX2V4dCA9IDA7 Cj4+ICtwaXhfc2VsID0gMTsKPj4gK2JyZWFrOwo+PiArY2FzZSAyOiAvKiA0IFBpeGVsICovCj4+ ICtwaXhfc2VsX2V4dCA9IDE7Cj4+ICtwaXhfc2VsID0gMDsKPj4gK2JyZWFrOwo+PiArZGVmYXVs dDogLyogMSBQaXhlbCAqLwo+PiArcGl4X3NlbF9leHQgPSAwOwo+PiArcGl4X3NlbCA9IDA7Cj4+ ICticmVhazsKPj4gK30KPj4gKwo+PiArU0VOSU5GX0JJVFMocHNlbmluZiwgU0VOSU5GMV9NVVhf Q1RSTF9FWFQsIFNFTklORl9QSVhfU0VMX0VYVCwKPj4gKyAgICBwaXhfc2VsX2V4dCk7Cj4+ICtT RU5JTkZfQklUUyhwc2VuaW5mLCBTRU5JTkYxX01VWF9DVFJMLCBTRU5JTkZfUElYX1NFTCwgcGl4 X3NlbCk7Cj4+ICsKPj4gK2lmIChpbnB1dF9kYXRhX3R5cGUgIT0gSlBFR19GTVQpIHsKPj4gK1NF TklORl9CSVRTKHBzZW5pbmYsIFNFTklORjFfTVVYX0NUUkwsIEZJRk9fRlVMTF9XUl9FTiwgMik7 Cj4+ICtTRU5JTkZfQklUUyhwc2VuaW5mLCBTRU5JTkYxX01VWF9DVFJMLCBGSUZPX0ZMVVNIX0VO LCAweDFCKTsKPj4gK1NFTklORl9CSVRTKHBzZW5pbmYsIFNFTklORjFfTVVYX0NUUkwsIEZJRk9f UFVTSF9FTiwgMHgxRik7Cj4+ICt9IGVsc2Ugewo+PiArU0VOSU5GX0JJVFMocHNlbmluZiwgU0VO SU5GMV9NVVhfQ1RSTCwgRklGT19GVUxMX1dSX0VOLCAwKTsKPj4gK1NFTklORl9CSVRTKHBzZW5p bmYsIFNFTklORjFfTVVYX0NUUkwsIEZJRk9fRkxVU0hfRU4sIDB4MTgpOwo+PiArU0VOSU5GX0JJ VFMocHNlbmluZiwgU0VOSU5GMV9NVVhfQ1RSTCwgRklGT19QVVNIX0VOLCAweDFFKTsKPj4gK30K Pj4gKwo+PiArU0VOSU5GX0JJVFMocHNlbmluZiwgU0VOSU5GMV9NVVhfQ1RSTCwgU0VOSU5GX0hT WU5DX1BPTCwgaHNfcG9sKTsKPj4gK1NFTklORl9CSVRTKHBzZW5pbmYsIFNFTklORjFfTVVYX0NU UkwsIFNFTklORl9WU1lOQ19QT0wsIHZzX3BvbCk7Cj4+ICsKPj4gK3ZhbCA9IChyZWFkbChwc2Vu aW5mICsgU0VOSU5GMV9NVVhfQ1RSTCkgfCAweDMpICYgMHhGRkZGRkZGQzsKPj4gK3dyaXRlbCh2 YWwsIHBzZW5pbmYgKyBTRU5JTkYxX01VWF9DVFJMKTsKPj4gKwo+PiArLyogU2V0IHRvcCBtdXgg Ki8KPj4gK3ZhbCA9IChyZWFkbChwc2VuaW5mX3RvcCArIFNFTklORl9UT1BfTVVYX0NUUkwpICYK Pj4gKyh+KDB4RiA8PCAobXV4ICogNCkpKSl8ICgoc2VuaW5mICYgMHhGKSA8PCAobXV4ICogNCkp Owo+PiArd3JpdGVsKHZhbCwgcHNlbmluZiArIFNFTklORl9UT1BfTVVYX0NUUkwpOwo+PiArfQo+ PiArCj4+ICtzdGF0aWMgdm9pZCBtdGtfc2VuaW5mX3NldF9kcGh5KHN0cnVjdCBtdGtfc2VuaW5m ICpwcml2LCB1bnNpZ25lZCBpbnQgc2VuaW5mKQo+PiArewo+PiArdm9pZCBfX2lvbWVtICpwbWlw aV9yeF9iYXNlID0gcHJpdi0+Y3NpMl9yeFtDRkdfQ1NJX1BPUlRfMF07Cj4+ICt1bnNpZ25lZCBp bnQgcG9ydCA9IHByaXYtPnBvcnQ7Cj4+ICt2b2lkIF9faW9tZW0gKnBtaXBpX3J4ID0gcHJpdi0+ Y3NpMl9yeFtwb3J0XTsKPj4gK3ZvaWQgX19pb21lbSAqcG1pcGlfcnhfY29uZiA9IHByaXYtPmJh c2UgKyAweDEwMDAgKiBzZW5pbmY7Cj4+ICsKPj4gKy8qIFNldCBhbmFsb2cgcGh5IG1vZGUgdG8g RFBIWSAqLwo+PiAraWYgKGlzX2NkcGh5X2NvbWJvKHBvcnQpKQo+PiArU0VOSU5GX0JJVFMocG1p cGlfcngsIE1JUElfUlhfQU5BMDBfQ1NJMEEsIFJHX0NTSTBBX0NQSFlfRU4sIDApOwo+PiArLyog NEQxQzogTUlQSVJYX0FOQUxPR19BX0JBU0UgPSAweDAwMDAxQTQyICovCj4+ICtpZiAoaXNfNGQx Yyhwb3J0KSkgewo+PiArU0VOSU5GX0JJVFMocG1pcGlfcngsIE1JUElfUlhfQU5BMDBfQ1NJMEEs Cj4+ICsgICAgUkdfQ1NJMEFfRFBIWV9MMF9DS01PREVfRU4sIDApOwo+PiArU0VOSU5GX0JJVFMo cG1pcGlfcngsIE1JUElfUlhfQU5BMDBfQ1NJMEEsCj4+ICsgICAgUkdfQ1NJMEFfRFBIWV9MMF9D S1NFTCwgMSk7Cj4+ICtTRU5JTkZfQklUUyhwbWlwaV9yeCwgTUlQSV9SWF9BTkEwMF9DU0kwQSwK Pj4gKyAgICBSR19DU0kwQV9EUEhZX0wxX0NLTU9ERV9FTiwgMCk7Cj4+ICtTRU5JTkZfQklUUyhw bWlwaV9yeCwgTUlQSV9SWF9BTkEwMF9DU0kwQSwKPj4gKyAgICBSR19DU0kwQV9EUEhZX0wxX0NL U0VMLCAxKTsKPj4gK1NFTklORl9CSVRTKHBtaXBpX3J4LCBNSVBJX1JYX0FOQTAwX0NTSTBBLAo+ PiArICAgIFJHX0NTSTBBX0RQSFlfTDJfQ0tNT0RFX0VOLCAxKTsKPj4gK1NFTklORl9CSVRTKHBt aXBpX3J4LCBNSVBJX1JYX0FOQTAwX0NTSTBBLAo+PiArICAgIFJHX0NTSTBBX0RQSFlfTDJfQ0tT RUwsIDEpOwo+PiArfSBlbHNlIHsvKiBNSVBJUlhfQU5BTE9HX0JBU0UgPSAweDEwMiAqLwo+PiAr U0VOSU5GX0JJVFMocG1pcGlfcngsIE1JUElfUlhfQU5BMDBfQ1NJMEEsCj4+ICsgICAgUkdfQ1NJ MEFfRFBIWV9MMF9DS01PREVfRU4sIDApOwo+PiArU0VOSU5GX0JJVFMocG1pcGlfcngsIE1JUElf UlhfQU5BMDBfQ1NJMEEsCj4+ICsgICAgUkdfQ1NJMEFfRFBIWV9MMF9DS1NFTCwgMCk7Cj4+ICtT RU5JTkZfQklUUyhwbWlwaV9yeCwgTUlQSV9SWF9BTkEwMF9DU0kwQSwKPj4gKyAgICBSR19DU0kw QV9EUEhZX0wxX0NLTU9ERV9FTiwgMSk7Cj4+ICtTRU5JTkZfQklUUyhwbWlwaV9yeCwgTUlQSV9S WF9BTkEwMF9DU0kwQSwKPj4gKyAgICBSR19DU0kwQV9EUEhZX0wxX0NLU0VMLCAwKTsKPj4gK1NF TklORl9CSVRTKHBtaXBpX3J4LCBNSVBJX1JYX0FOQTAwX0NTSTBBLAo+PiArICAgIFJHX0NTSTBB X0RQSFlfTDJfQ0tNT0RFX0VOLCAwKTsKPj4gK1NFTklORl9CSVRTKHBtaXBpX3J4LCBNSVBJX1JY X0FOQTAwX0NTSTBBLAo+PiArICAgIFJHX0NTSTBBX0RQSFlfTDJfQ0tTRUwsIDApOwo+PiArfQo+ PiAraWYgKGlzX2NkcGh5X2NvbWJvKHBvcnQpKQo+PiArU0VOSU5GX0JJVFMocG1pcGlfcngsIE1J UElfUlhfQU5BMDBfQ1NJMEIsIFJHX0NTSTBCX0NQSFlfRU4sIDApOwo+PiArCj4+ICsvKiBPbmx5 IDRkMWMgbmVlZCBzZXQgQ1NJQjogTUlQSVJYX0FOQUxPR19CX0JBU0UgPSAweDAwMDAxMjQyICov Cj4+ICtpZiAoaXNfNGQxYyhwb3J0KSkgewo+PiArU0VOSU5GX0JJVFMocG1pcGlfcngsIE1JUElf UlhfQU5BMDBfQ1NJMEIsCj4+ICsgICAgUkdfQ1NJMEJfRFBIWV9MMF9DS01PREVfRU4sIDApOwo+ PiArU0VOSU5GX0JJVFMocG1pcGlfcngsIE1JUElfUlhfQU5BMDBfQ1NJMEIsCj4+ICsgICAgUkdf Q1NJMEJfRFBIWV9MMF9DS1NFTCwgMSk7Cj4+ICtTRU5JTkZfQklUUyhwbWlwaV9yeCwgTUlQSV9S WF9BTkEwMF9DU0kwQiwKPj4gKyAgICBSR19DU0kwQl9EUEhZX0wxX0NLTU9ERV9FTiwgMCk7Cj4+ ICtTRU5JTkZfQklUUyhwbWlwaV9yeCwgTUlQSV9SWF9BTkEwMF9DU0kwQiwKPj4gKyAgICBSR19D U0kwQl9EUEhZX0wxX0NLU0VMLCAxKTsKPj4gK1NFTklORl9CSVRTKHBtaXBpX3J4LCBNSVBJX1JY X0FOQTAwX0NTSTBCLAo+PiArICAgIFJHX0NTSTBCX0RQSFlfTDJfQ0tNT0RFX0VOLCAwKTsKPj4g K1NFTklORl9CSVRTKHBtaXBpX3J4LCBNSVBJX1JYX0FOQTAwX0NTSTBCLAo+PiArICAgIFJHX0NT STBCX0RQSFlfTDJfQ0tTRUwsIDEpOwo+PiArfSBlbHNlIHsvKiBNSVBJUlhfQU5BTE9HX0JBU0Ug PSAweDEwMiAqLwo+PiArU0VOSU5GX0JJVFMocG1pcGlfcngsIE1JUElfUlhfQU5BMDBfQ1NJMEIs Cj4+ICsgICAgUkdfQ1NJMEJfRFBIWV9MMF9DS1NFTCwgMCk7Cj4+ICtTRU5JTkZfQklUUyhwbWlw aV9yeCwgTUlQSV9SWF9BTkEwMF9DU0kwQiwKPj4gKyAgICBSR19DU0kwQl9EUEhZX0wxX0NLTU9E RV9FTiwgMSk7Cj4+ICtTRU5JTkZfQklUUyhwbWlwaV9yeCwgTUlQSV9SWF9BTkEwMF9DU0kwQiwK Pj4gKyAgICBSR19DU0kwQl9EUEhZX0wxX0NLU0VMLCAwKTsKPj4gK1NFTklORl9CSVRTKHBtaXBp X3J4LCBNSVBJX1JYX0FOQTAwX0NTSTBCLAo+PiArICAgIFJHX0NTSTBCX0RQSFlfTDJfQ0tNT0RF X0VOLCAwKTsKPj4gK1NFTklORl9CSVRTKHBtaXBpX3J4LCBNSVBJX1JYX0FOQTAwX0NTSTBCLAo+ PiArICAgIFJHX0NTSTBCX0RQSFlfTDJfQ0tTRUwsIDApOwo+PiArfQo+PiArLyogQnl0ZSBjbG9j ayBpbnZlcnQgKi8KPj4gK1NFTklORl9CSVRTKHBtaXBpX3J4LCBNSVBJX1JYX0FOQUE4X0NTSTBB LAo+PiArICAgIFJHX0NTSTBBX0NEUEhZX0wwX1QwX0JZVEVDS19JTlZFUlQsIDEpOwo+PiArU0VO SU5GX0JJVFMocG1pcGlfcngsIE1JUElfUlhfQU5BQThfQ1NJMEEsCj4+ICsgICAgUkdfQ1NJMEFf RFBIWV9MMV9CWVRFQ0tfSU5WRVJULCAxKTsKPj4gK1NFTklORl9CSVRTKHBtaXBpX3J4LCBNSVBJ X1JYX0FOQUE4X0NTSTBBLAo+PiArICAgIFJHX0NTSTBBX0NEUEhZX0wyX1QxX0JZVEVDS19JTlZF UlQsIDEpOwo+PiArCj4+ICtpZiAoaXNfNGQxYyhwb3J0KSkgewo+PiArU0VOSU5GX0JJVFMocG1p cGlfcngsIE1JUElfUlhfQU5BQThfQ1NJMEIsCj4+ICsgICAgUkdfQ1NJMEJfQ0RQSFlfTDBfVDBf QllURUNLX0lOVkVSVCwgMSk7Cj4+ICtTRU5JTkZfQklUUyhwbWlwaV9yeCwgTUlQSV9SWF9BTkFB OF9DU0kwQiwKPj4gKyAgICBSR19DU0kwQl9EUEhZX0wxX0JZVEVDS19JTlZFUlQsIDEpOwo+PiAr U0VOSU5GX0JJVFMocG1pcGlfcngsIE1JUElfUlhfQU5BQThfQ1NJMEIsCj4+ICsgICAgUkdfQ1NJ MEJfQ0RQSFlfTDJfVDFfQllURUNLX0lOVkVSVCwgMSk7Cj4+ICt9Cj4+ICsKPj4gKy8qIFN0YXJ0 IEFOQSBFUSB0dW5pbmcgKi8KPj4gK2lmIChpc19jZHBoeV9jb21ibyhwb3J0KSkgewo+PiArU0VO SU5GX0JJVFMocG1pcGlfcngsIE1JUElfUlhfQU5BMThfQ1NJMEEsCj4+ICsgICAgUkdfQ1NJMEFf TDBfVDBBQl9FUV9JUywgMSk7Cj4+ICtTRU5JTkZfQklUUyhwbWlwaV9yeCwgTUlQSV9SWF9BTkEx OF9DU0kwQSwKPj4gKyAgICBSR19DU0kwQV9MMF9UMEFCX0VRX0JXLCAxKTsKPj4gK1NFTklORl9C SVRTKHBtaXBpX3J4LCBNSVBJX1JYX0FOQTFDX0NTSTBBLAo+PiArICAgIFJHX0NTSTBBX0wxX1Qx QUJfRVFfSVMsIDEpOwo+PiArU0VOSU5GX0JJVFMocG1pcGlfcngsIE1JUElfUlhfQU5BMUNfQ1NJ MEEsCj4+ICsgICAgUkdfQ1NJMEFfTDFfVDFBQl9FUV9CVywgMSk7Cj4+ICtTRU5JTkZfQklUUyhw bWlwaV9yeCwgTUlQSV9SWF9BTkEyMF9DU0kwQSwKPj4gKyAgICBSR19DU0kwQV9MMl9UMUJDX0VR X0lTLCAxKTsKPj4gK1NFTklORl9CSVRTKHBtaXBpX3J4LCBNSVBJX1JYX0FOQTIwX0NTSTBBLAo+ PiArICAgIFJHX0NTSTBBX0wyX1QxQkNfRVFfQlcsIDEpOwo+PiArCj4+ICtpZiAoaXNfNGQxYyhw b3J0KSkgeyAvKiA0ZDFjICovCj4+ICtTRU5JTkZfQklUUyhwbWlwaV9yeCwgTUlQSV9SWF9BTkEx OF9DU0kwQiwKPj4gKyAgICBSR19DU0kwQl9MMF9UMEFCX0VRX0lTLCAxKTsKPj4gK1NFTklORl9C SVRTKHBtaXBpX3J4LCBNSVBJX1JYX0FOQTE4X0NTSTBCLAo+PiArICAgIFJHX0NTSTBCX0wwX1Qw QUJfRVFfQlcsIDEpOwo+PiArU0VOSU5GX0JJVFMocG1pcGlfcngsIE1JUElfUlhfQU5BMUNfQ1NJ MEIsCj4+ICsgICAgUkdfQ1NJMEJfTDFfVDFBQl9FUV9JUywgMSk7Cj4+ICtTRU5JTkZfQklUUyhw bWlwaV9yeCwgTUlQSV9SWF9BTkExQ19DU0kwQiwKPj4gKyAgICBSR19DU0kwQl9MMV9UMUFCX0VR X0JXLCAxKTsKPj4gK1NFTklORl9CSVRTKHBtaXBpX3J4LCBNSVBJX1JYX0FOQTIwX0NTSTBCLAo+ PiArICAgIFJHX0NTSTBCX0wyX1QxQkNfRVFfSVMsIDEpOwo+PiArU0VOSU5GX0JJVFMocG1pcGlf cngsIE1JUElfUlhfQU5BMjBfQ1NJMEIsCj4+ICsgICAgUkdfQ1NJMEJfTDJfVDFCQ19FUV9CVywg MSk7Cj4+ICt9Cj4+ICt9IGVsc2Ugewo+PiArU0VOSU5GX0JJVFMocG1pcGlfcngsIE1JUElfUlhf QU5BMThfQ1NJMUEsCj4+ICsgICAgUkdfQ1NJMUFfTDBfRVFfSVMsIDEpOwo+PiArU0VOSU5GX0JJ VFMocG1pcGlfcngsIE1JUElfUlhfQU5BMThfQ1NJMUEsCj4+ICsgICAgUkdfQ1NJMUFfTDBfRVFf QlcsIDEpOwo+PiArU0VOSU5GX0JJVFMocG1pcGlfcngsIE1JUElfUlhfQU5BMThfQ1NJMUEsCj4+ ICsgICAgUkdfQ1NJMUFfTDFfRVFfSVMsIDEpOwo+PiArU0VOSU5GX0JJVFMocG1pcGlfcngsIE1J UElfUlhfQU5BMThfQ1NJMUEsCj4+ICsgICAgUkdfQ1NJMUFfTDFfRVFfQlcsIDEpOwo+PiArU0VO SU5GX0JJVFMocG1pcGlfcngsIE1JUElfUlhfQU5BMUNfQ1NJMUEsCj4+ICsgICAgUkdfQ1NJMUFf TDJfRVFfSVMsIDEpOwo+PiArU0VOSU5GX0JJVFMocG1pcGlfcngsIE1JUElfUlhfQU5BMUNfQ1NJ MUEsCj4+ICsgICAgUkdfQ1NJMUFfTDJfRVFfQlcsIDEpOwo+PiArCj4+ICtpZiAoaXNfNGQxYyhw b3J0KSkgeyAvKiA0ZDFjICovCj4+ICtTRU5JTkZfQklUUyhwbWlwaV9yeCwgTUlQSV9SWF9BTkEx OF9DU0kxQiwKPj4gKyAgICBSR19DU0kxQl9MMF9FUV9JUywgMSk7Cj4+ICtTRU5JTkZfQklUUyhw bWlwaV9yeCwgTUlQSV9SWF9BTkExOF9DU0kxQiwKPj4gKyAgICBSR19DU0kxQl9MMF9FUV9CVywg MSk7Cj4+ICtTRU5JTkZfQklUUyhwbWlwaV9yeCwgTUlQSV9SWF9BTkExOF9DU0kxQiwKPj4gKyAg ICBSR19DU0kxQl9MMV9FUV9JUywgMSk7Cj4+ICtTRU5JTkZfQklUUyhwbWlwaV9yeCwgTUlQSV9S WF9BTkExOF9DU0kxQiwKPj4gKyAgICBSR19DU0kxQl9MMV9FUV9CVywgMSk7Cj4+ICtTRU5JTkZf QklUUyhwbWlwaV9yeCwgTUlQSV9SWF9BTkExQ19DU0kxQiwKPj4gKyAgICBSR19DU0kxQl9MMl9F UV9JUywgMSk7Cj4+ICtTRU5JTkZfQklUUyhwbWlwaV9yeCwgTUlQSV9SWF9BTkExQ19DU0kxQiwK Pj4gKyAgICBSR19DU0kxQl9MMl9FUV9CVywgMSk7Cj4+ICt9Cj4+ICt9Cj4+ICsKPj4gKy8qIEVu ZCBBTkEgRVEgdHVuaW5nICovCj4+ICt3cml0ZWwoMHg5MCwgcG1pcGlfcnhfYmFzZSArIE1JUElf UlhfQU5BNDBfQ1NJMEEpOwo+PiArU0VOSU5GX0JJVFMocG1pcGlfcngsIE1JUElfUlhfQU5BMjRf Q1NJMEEsCj4+ICsgICAgUkdfQ1NJMEFfUkVTRVJWRSwgMHg0MCk7Cj4+ICtpZiAoaXNfNGQxYyhw b3J0KSkKPj4gK1NFTklORl9CSVRTKHBtaXBpX3J4LCBNSVBJX1JYX0FOQTI0X0NTSTBCLAo+PiAr ICAgIFJHX0NTSTBCX1JFU0VSVkUsIDB4NDApOwo+PiArU0VOSU5GX0JJVFMocG1pcGlfcngsIE1J UElfUlhfV1JBUFBFUjgwX0NTSTBBLAo+PiArICAgIENTUl9DU0lfUlNUX01PREUsIDApOwo+PiAr aWYgKGlzXzRkMWMocG9ydCkpCj4+ICtTRU5JTkZfQklUUyhwbWlwaV9yeCwgTUlQSV9SWF9XUkFQ UEVSODBfQ1NJMEIsCj4+ICsgICAgQ1NSX0NTSV9SU1RfTU9ERSwgMCk7Cj4+ICsvKiBBTkEgcG93 ZXIgb24gKi8KPj4gK1NFTklORl9CSVRTKHBtaXBpX3J4LCBNSVBJX1JYX0FOQTAwX0NTSTBBLAo+ PiArICAgIFJHX0NTSTBBX0JHX0NPUkVfRU4sIDEpOwo+PiAraWYgKGlzXzRkMWMocG9ydCkpCj4+ ICtTRU5JTkZfQklUUyhwbWlwaV9yeCwgTUlQSV9SWF9BTkEwMF9DU0kwQiwKPj4gKyAgICBSR19D U0kwQl9CR19DT1JFX0VOLCAxKTsKPj4gK3VzbGVlcF9yYW5nZSgyMCwgNDApOwo+PiArU0VOSU5G X0JJVFMocG1pcGlfcngsIE1JUElfUlhfQU5BMDBfQ1NJMEEsCj4+ICsgICAgUkdfQ1NJMEFfQkdf TFBGX0VOLCAxKTsKPj4gK2lmIChpc180ZDFjKHBvcnQpKQo+PiArU0VOSU5GX0JJVFMocG1pcGlf cngsIE1JUElfUlhfQU5BMDBfQ1NJMEIsCj4+ICsgICAgUkdfQ1NJMEJfQkdfTFBGX0VOLCAxKTsK Pj4gKwo+PiArdWRlbGF5KDEpOwo+PiArLyogNGQxYzogTUlQSVJYX0NPTkZJR19DU0lfQkFTRSA9 IDB4QzkwMDAwMDA7ICovCj4+ICtpZiAoaXNfNGQxYyhwb3J0KSkgewo+PiArU0VOSU5GX0JJVFMo cG1pcGlfcnhfY29uZiwgTUlQSV9SWF9DT04yNF9DU0kwLAo+PiArICAgIENTSTBfQklTVF9MTjBf TVVYLCAxKTsKPj4gK1NFTklORl9CSVRTKHBtaXBpX3J4X2NvbmYsIE1JUElfUlhfQ09OMjRfQ1NJ MCwKPj4gKyAgICBDU0kwX0JJU1RfTE4xX01VWCwgMik7Cj4+ICtTRU5JTkZfQklUUyhwbWlwaV9y eF9jb25mLCBNSVBJX1JYX0NPTjI0X0NTSTAsCj4+ICsgICAgQ1NJMF9CSVNUX0xOMl9NVVgsIDAp Owo+PiArU0VOSU5GX0JJVFMocG1pcGlfcnhfY29uZiwgTUlQSV9SWF9DT04yNF9DU0kwLAo+PiAr ICAgIENTSTBfQklTVF9MTjNfTVVYLCAzKTsKPj4gK30gZWxzZSB7IC8qIDJkMWM6IE1JUElSWF9D T05GSUdfQ1NJX0JBU0UgPSAweEU0MDAwMDAwOyAqLwo+PiArU0VOSU5GX0JJVFMocG1pcGlfcnhf Y29uZiwgTUlQSV9SWF9DT04yNF9DU0kwLAo+PiArICAgIENTSTBfQklTVF9MTjBfTVVYLCAwKTsK Pj4gK1NFTklORl9CSVRTKHBtaXBpX3J4X2NvbmYsIE1JUElfUlhfQ09OMjRfQ1NJMCwKPj4gKyAg ICBDU0kwX0JJU1RfTE4xX01VWCwgMSk7Cj4+ICtTRU5JTkZfQklUUyhwbWlwaV9yeF9jb25mLCBN SVBJX1JYX0NPTjI0X0NTSTAsCj4+ICsgICAgQ1NJMF9CSVNUX0xOMl9NVVgsIDIpOwo+PiArU0VO SU5GX0JJVFMocG1pcGlfcnhfY29uZiwgTUlQSV9SWF9DT04yNF9DU0kwLAo+PiArICAgIENTSTBf QklTVF9MTjNfTVVYLCAzKTsKPj4gK30KPj4gK30KPj4gKwo+PiArc3RhdGljIHZvaWQgbXRrX3Nl bmluZl9zZXRfY3NpX21pcGkoc3RydWN0IG10a19zZW5pbmYgKnByaXYsCj4+ICsgICAgdW5zaWdu ZWQgaW50IHNlbmluZikKPj4gK3sKPj4gK3ZvaWQgX19pb21lbSAqc2VuaW5mX2Jhc2UgPSBwcml2 LT5iYXNlOwo+PiArdm9pZCBfX2lvbWVtICpwc2VuaW5mID0gcHJpdi0+YmFzZSArIDB4MTAwMCAq IHNlbmluZjsKPj4gK3Vuc2lnbmVkIGludCBkcGNtID0gbXRrX3NlbmluZl9nZXRfZHBjbShwcml2 KTsKPj4gK3Vuc2lnbmVkIGludCBkYXRhX2xhbmVfbnVtID0gcHJpdi0+c2Vuc29yW3ByaXYtPnBv cnRdLm51bV9kYXRhX2xhbmVzOwo+PiArdW5zaWduZWQgaW50IGNhbF9zZWw7Cj4+ICt1bnNpZ25l ZCBpbnQgZGF0YV9oZWFkZXJfb3JkZXIgPSAxOwo+PiArdW5zaWduZWQgaW50IHZhbCA9IDA7Cj4+ ICsKPj4gK2Rldl9kYmcocHJpdi0+ZGV2LCAiSVNfNEQxQyAlZCBwb3J0ICVkXG4iLAo+PiAraXNf NGQxYyhwcml2LT5wb3J0KSwgcHJpdi0+cG9ydCk7Cj4+ICsKPj4gK3N3aXRjaCAocHJpdi0+cG9y dCkgewo+PiArY2FzZSBDRkdfQ1NJX1BPUlRfMToKPj4gK2NhbF9zZWwgPSAxOwo+PiArU0VOSU5G X0JJVFMoc2VuaW5mX2Jhc2UsIFNFTklORl9UT1BfUEhZX1NFTklORl9DVExfQ1NJMSwKPj4gKyAg ICBEUEhZX01PREUsIDApOwo+PiArU0VOSU5GX0JJVFMoc2VuaW5mX2Jhc2UsIFNFTklORl9UT1Bf UEhZX1NFTklORl9DVExfQ1NJMSwKPj4gKyAgICBDS19TRUxfMSwgMik7Cj4+ICtTRU5JTkZfQklU UyhzZW5pbmZfYmFzZSwgU0VOSU5GX1RPUF9QSFlfU0VOSU5GX0NUTF9DU0kxLAo+PiArICAgIFBI WV9TRU5JTkZfTEFORV9NVVhfQ1NJMV9FTiwgMSk7Cj4+ICticmVhazsKPj4gK2Nhc2UgQ0ZHX0NT SV9QT1JUXzI6Cj4+ICtjYWxfc2VsID0gMjsKPj4gK1NFTklORl9CSVRTKHNlbmluZl9iYXNlLCBT RU5JTkZfVE9QX1BIWV9TRU5JTkZfQ1RMX0NTSTIsCj4+ICsgICAgRFBIWV9NT0RFLCAwKTsKPj4g K1NFTklORl9CSVRTKHNlbmluZl9iYXNlLCBTRU5JTkZfVE9QX1BIWV9TRU5JTkZfQ1RMX0NTSTIs Cj4+ICsgICAgQ0tfU0VMXzEsIDIpOwo+PiArU0VOSU5GX0JJVFMoc2VuaW5mX2Jhc2UsIFNFTklO Rl9UT1BfUEhZX1NFTklORl9DVExfQ1NJMiwKPj4gKyAgICBQSFlfU0VOSU5GX0xBTkVfTVVYX0NT STJfRU4sIDEpOwo+PiArYnJlYWs7Cj4+ICtjYXNlIENGR19DU0lfUE9SVF8wOgo+PiArY2FsX3Nl bCA9IDA7Cj4+ICtTRU5JTkZfQklUUyhzZW5pbmZfYmFzZSwgU0VOSU5GX1RPUF9QSFlfU0VOSU5G X0NUTF9DU0kwLAo+PiArICAgIERQSFlfTU9ERSwgMCk7Cj4+ICtTRU5JTkZfQklUUyhzZW5pbmZf YmFzZSwgU0VOSU5GX1RPUF9QSFlfU0VOSU5GX0NUTF9DU0kwLAo+PiArICAgIENLX1NFTF8xLCAy KTsKPj4gK1NFTklORl9CSVRTKHNlbmluZl9iYXNlLCBTRU5JTkZfVE9QX1BIWV9TRU5JTkZfQ1RM X0NTSTAsCj4+ICsgICAgUEhZX1NFTklORl9MQU5FX01VWF9DU0kwX0VOLCAxKTsKPj4gK2JyZWFr Owo+PiArY2FzZSBDRkdfQ1NJX1BPUlRfMEE6Cj4+ICtjYXNlIENGR19DU0lfUE9SVF8wQjoKPj4g K2NhbF9zZWwgPSAwOwo+PiArU0VOSU5GX0JJVFMoc2VuaW5mX2Jhc2UsIFNFTklORl9UT1BfUEhZ X1NFTklORl9DVExfQ1NJMCwKPj4gKyAgICBEUEhZX01PREUsIDEpOwo+PiArU0VOSU5GX0JJVFMo c2VuaW5mX2Jhc2UsIFNFTklORl9UT1BfUEhZX1NFTklORl9DVExfQ1NJMCwKPj4gKyAgICBDS19T RUxfMSwgMSk7Cj4+ICtTRU5JTkZfQklUUyhzZW5pbmZfYmFzZSwgU0VOSU5GX1RPUF9QSFlfU0VO SU5GX0NUTF9DU0kwLAo+PiArICAgIENLX1NFTF8yLCAxKTsKPj4gK1NFTklORl9CSVRTKHNlbmlu Zl9iYXNlLCBTRU5JTkZfVE9QX1BIWV9TRU5JTkZfQ1RMX0NTSTAsCj4+ICsgICAgUEhZX1NFTklO Rl9MQU5FX01VWF9DU0kwX0VOLCAxKTsKPj4gK2JyZWFrOwo+PiArfQo+PiArCj4+ICsvKiBGaXJz dCBFbmFibGUgU2Vuc29yIGludGVyZmFjZSBhbmQgc2VsZWN0IHBhZCAoMHgxYTA0XzAyMDApICov Cj4+ICtTRU5JTkZfQklUUyhwc2VuaW5mLCBTRU5JTkYxX0NUUkwsIFNFTklORl9FTiwgMSk7Cj4+ ICtTRU5JTkZfQklUUyhwc2VuaW5mLCBTRU5JTkYxX0NUUkwsIFBBRDJDQU1fREFUQV9TRUwsIFBB RF8xMEJJVCk7Cj4+ICtTRU5JTkZfQklUUyhwc2VuaW5mLCBTRU5JTkYxX0NUUkwsIFNFTklORl9T UkNfU0VMLCAwKTsKPj4gK1NFTklORl9CSVRTKHBzZW5pbmYsIFNFTklORjFfQ1RSTF9FWFQsIFNF TklORl9DU0kyX0lQX0VOLCAxKTsKPj4gK1NFTklORl9CSVRTKHBzZW5pbmYsIFNFTklORjFfQ1RS TF9FWFQsIFNFTklORl9OQ1NJMl9JUF9FTiwgMCk7Cj4+ICsKPj4gK210a19zZW5pbmZfc2V0X2Rw aHkocHJpdiwgc2VuaW5mKTsKPj4gKwo+PiArLyogRFBDTSBFbmFibGUgKi8KPj4gK3ZhbCA9IDEg PDwgKChkcGNtID09IDB4MmEpID8gMTUgOiAoKGRwY20gJiAweEYpICsgNykpOwo+PiArd3JpdGVs KHZhbCwgcHNlbmluZiArIFNFTklORjFfQ1NJMl9EUENNKTsKPj4gKwo+PiArLyogU2V0dGxlIGRl bGF5ICovCj4+ICtTRU5JTkZfQklUUyhwc2VuaW5mLCBTRU5JTkYxX0NTSTJfTE5SRF9USU1JTkcs Cj4+ICsgICAgREFUQV9TRVRUTEVfUEFSQU1FVEVSLCBTRU5JTkZfU0VUVExFX0RFTEFZKTsKPj4g Ky8qIENTSTIgY29udHJvbCAqLwo+PiArdmFsID0gcmVhZGwocHNlbmluZiArIFNFTklORjFfQ1NJ Ml9DVEwpIHwgKGRhdGFfaGVhZGVyX29yZGVyIDw8IDE2KSB8Cj4+ICsweDEwIHwgKCgxIDw8IGRh dGFfbGFuZV9udW0pIC0gMSk7Cj4+ICt3cml0ZWwodmFsLCBwc2VuaW5mICsgU0VOSU5GMV9DU0ky X0NUTCk7Cj4+ICsKPj4gK1NFTklORl9CSVRTKHBzZW5pbmYsIFNFTklORjFfQ1NJMl9SRVNZTkNf TUVSR0VfQ1RMLAo+PiArICAgIEJZUEFTU19MQU5FX1JFU1lOQywgMCk7Cj4+ICtTRU5JTkZfQklU Uyhwc2VuaW5mLCBTRU5JTkYxX0NTSTJfUkVTWU5DX01FUkdFX0NUTCwgQ0RQSFlfU0VMLCAwKTsK Pj4gK1NFTklORl9CSVRTKHBzZW5pbmYsIFNFTklORjFfQ1NJMl9SRVNZTkNfTUVSR0VfQ1RMLAo+ PiArICAgIENQSFlfTEFORV9SRVNZTkNfQ05ULCAzKTsKPj4gK1NFTklORl9CSVRTKHBzZW5pbmYs IFNFTklORjFfQ1NJMl9NT0RFLCBDU1JfQ1NJMl9NT0RFLCAwKTsKPj4gK1NFTklORl9CSVRTKHBz ZW5pbmYsIFNFTklORjFfQ1NJMl9NT0RFLCBDU1JfQ1NJMl9IRUFERVJfTEVOLCAwKTsKPj4gK1NF TklORl9CSVRTKHBzZW5pbmYsIFNFTklORjFfQ1NJMl9EUEhZX1NZTkMsIFNZTkNfU0VRX01BU0tf MCwgMHhmZjAwKTsKPj4gK1NFTklORl9CSVRTKHBzZW5pbmYsIFNFTklORjFfQ1NJMl9EUEhZX1NZ TkMsIFNZTkNfU0VRX1BBVF8wLCAweDAwMWQpOwo+PiArCj4+ICtTRU5JTkZfQklUUyhwc2VuaW5m LCBTRU5JTkYxX0NTSTJfQ1RMLCBDTE9DS19IU19PUFRJT04sIDApOwo+PiArU0VOSU5GX0JJVFMo cHNlbmluZiwgU0VOSU5GMV9DU0kyX0NUTCwgSFNSWF9ERVRfRU4sIDApOwo+PiArU0VOSU5GX0JJ VFMocHNlbmluZiwgU0VOSU5GMV9DU0kyX0NUTCwgSFNfVFJBSUxfRU4sIDEpOwo+PiArU0VOSU5G X0JJVFMocHNlbmluZiwgU0VOSU5GMV9DU0kyX0hTX1RSQUlMLCBIU19UUkFJTF9QQVJBTUVURVIs Cj4+ICsgICAgU0VOSU5GX0hTX1RSQUlMX1BBUkFNRVRFUik7Cj4+ICsKPj4gKy8qIFNldCBkZWJ1 ZyBwb3J0IHRvIG91dHB1dCBwYWNrZXQgbnVtYmVyICovCj4+ICt3cml0ZWwoMHg4MDAwMDAxQSwg cHNlbmluZiArIFNFTklORjFfQ1NJMl9ER0JfU0VMKTsKPiAKPiBBIGRlZmluZSBmb3IgMHg4MDAw MDAxQSB3b3VsZCBiZSBiZXR0ZXIKPiAKPj4gKy8qIEVuYWJsZSBDU0kyIElSUSBtYXNrICovCj4+ ICsvKiBUdXJuIG9uIGFsbCBpbnRlcnJ1cHQgKi8KPj4gK3dyaXRlbCgweGZmZmZmZmZmLCBwc2Vu aW5mICsgU0VOSU5GMV9DU0kyX0lOVF9FTik7Cj4+ICsvKiBXcml0ZSBjbGVhciBDU0kyIElSUSAq Lwo+PiArd3JpdGVsKDB4ZmZmZmZmZmYsIHBzZW5pbmYgKyBTRU5JTkYxX0NTSTJfSU5UX1NUQVRV Uyk7Cj4+ICsvKiBFbmFibGUgQ1NJMiBFeHRlbmQgSVJRIG1hc2sgKi8KPj4gKy8qIFR1cm4gb24g YWxsIGludGVycnVwdCAqLwo+PiArU0VOSU5GX0JJVFMocHNlbmluZiwgU0VOSU5GMV9DVFJMLCBD U0kyX1NXX1JTVCwgMSk7Cj4+ICt1ZGVsYXkoMSk7Cj4+ICtTRU5JTkZfQklUUyhwc2VuaW5mLCBT RU5JTkYxX0NUUkwsIENTSTJfU1dfUlNULCAwKTsKPj4gK30KPj4gKwo+PiArc3RhdGljIGludCBt dGtfc2VuaW5mX3Bvd2VyX29uKHN0cnVjdCBtdGtfc2VuaW5mICpwcml2KQo+PiArewo+PiArdm9p ZCBfX2lvbWVtICpwc2VuaW5mID0gcHJpdi0+YmFzZTsKPj4gK3N0cnVjdCBkZXZpY2UgKmRldiA9 IHByaXYtPmRldjsKPj4gK2ludCBzZW5pbmY7Cj4+ICtpbnQgcmV0Owo+PiArCj4+ICtzZW5pbmYg PSBtdGtfc2VuaW5mX2NzaV9wb3J0X3RvX3NlbmluZihwcml2LT5wb3J0KTsKPj4gK2lmIChzZW5p bmYgPCAwKSB7Cj4+ICtkZXZfZXJyKGRldiwgInNlbmluZiBwb3J0IG1hcHBpbmcgZmFpbFxuIik7 Cj4+ICtyZXR1cm4gLUVJTlZBTDsKPj4gK30KPj4gKwo+PiArcmV0ID0gcG1fcnVudGltZV9nZXRf c3luYyhwcml2LT5kZXYpOwo+PiAraWYgKHJldCA8IDApIHsKPj4gK2Rldl9lcnIocHJpdi0+ZGV2 LCAiRmFpbGVkIHRvIHBtX3J1bnRpbWVfZ2V0X3N5bmM6ICVkXG4iLCByZXQpOwo+PiArcG1fcnVu dGltZV9wdXRfbm9pZGxlKHByaXYtPmRldik7Cj4+ICtyZXR1cm4gcmV0Owo+PiArfQo+PiArCj4+ ICsvKiBDb25maWd1cmUgdGltZXN0YW1wICovCj4+ICtTRU5JTkZfQklUUyhwc2VuaW5mLCBTRU5J TkYxX0NUUkwsIFNFTklORl9FTiwgMSk7Cj4+ICtTRU5JTkZfQklUUyhwc2VuaW5mLCBTRU5JTkYx X0NUUkxfRVhULCBTRU5JTkZfQ1NJMl9JUF9FTiwgMSk7Cj4+ICt3cml0ZWwoU0VOSU5GX1RJTUVT VEFNUF9TVEVQLCBwc2VuaW5mICsgU0VOSU5GX1RHMV9UTV9TVFApOwo+PiArCj4+ICttdGtfc2Vu aW5mX3NldF9jc2lfbWlwaShwcml2LCAodW5zaWduZWQgaW50KXNlbmluZik7Cj4+ICsKPj4gK210 a19zZW5pbmZfc2V0X211eChwcml2LCAodW5zaWduZWQgaW50KXNlbmluZik7Cj4+ICsKPj4gK3dy aXRlbCgweDAsIHBzZW5pbmYgKyBTRU5JTkZfVE9QX0NBTV9NVVhfQ1RSTCk7Cj4+ICsKPj4gK3Jl dHVybiAwOwo+PiArfQo+PiArCj4+ICtzdGF0aWMgdm9pZCBtdGtfc2VuaW5mX3Bvd2VyX29mZihz dHJ1Y3QgbXRrX3NlbmluZiAqcHJpdikKPj4gK3sKPj4gK3ZvaWQgX19pb21lbSAqcG1pcGlfcngg PSBwcml2LT5jc2kyX3J4W3ByaXYtPnBvcnRdOwo+PiArdW5zaWduZWQgaW50IHNlbmluZiA9IG10 a19zZW5pbmZfY3NpX3BvcnRfdG9fc2VuaW5mKHByaXYtPnBvcnQpOwo+PiArdm9pZCBfX2lvbWVt ICpwc2VuaW5mID0gcHJpdi0+YmFzZSArIDB4MTAwMCAqIHNlbmluZjsKPj4gKwo+PiArLyogRGlz YWJsZSBDU0kyKDIuNUcpIGZpcnN0ICovCj4+ICt3cml0ZWwocmVhZGwocHNlbmluZiArIFNFTklO RjFfQ1NJMl9DVEwpICYgMHhGRkZGRkZFMCwKPj4gK3BzZW5pbmYgKyBTRU5JTkYxX0NTSTJfQ1RM KTsKPj4gKy8qIERpc2FibGUgbWlwaSBCRyAqLwo+PiArc3dpdGNoIChwcml2LT5wb3J0KSB7Cj4+ ICtjYXNlIENGR19DU0lfUE9SVF8wQToKPj4gK1NFTklORl9CSVRTKHBtaXBpX3J4LCBNSVBJX1JY X0FOQTAwX0NTSTBBLAo+PiArICAgIFJHX0NTSTBBX0JHX0NPUkVfRU4sIDApOwo+PiArU0VOSU5G X0JJVFMocG1pcGlfcngsIE1JUElfUlhfQU5BMDBfQ1NJMEEsCj4+ICsgICAgUkdfQ1NJMEFfQkdf TFBGX0VOLCAwKTsKPj4gK2JyZWFrOwo+PiArY2FzZSBDRkdfQ1NJX1BPUlRfMEI6Cj4+ICtTRU5J TkZfQklUUyhwbWlwaV9yeCwgTUlQSV9SWF9BTkEwMF9DU0kwQiwKPj4gKyAgICBSR19DU0kwQl9C R19DT1JFX0VOLCAwKTsKPj4gK1NFTklORl9CSVRTKHBtaXBpX3J4LCBNSVBJX1JYX0FOQTAwX0NT STBCLAo+PiArICAgIFJHX0NTSTBCX0JHX0xQRl9FTiwgMCk7Cj4+ICticmVhazsKPj4gK2RlZmF1 bHQ6Cj4+ICtTRU5JTkZfQklUUyhwbWlwaV9yeCwgTUlQSV9SWF9BTkEwMF9DU0kwQSwKPj4gKyAg ICBSR19DU0kwQV9CR19DT1JFX0VOLCAwKTsKPj4gK1NFTklORl9CSVRTKHBtaXBpX3J4LCBNSVBJ X1JYX0FOQTAwX0NTSTBBLAo+PiArICAgIFJHX0NTSTBBX0JHX0xQRl9FTiwgMCk7Cj4+ICtTRU5J TkZfQklUUyhwbWlwaV9yeCwgTUlQSV9SWF9BTkEwMF9DU0kwQiwKPj4gKyAgICBSR19DU0kwQl9C R19DT1JFX0VOLCAwKTsKPj4gK1NFTklORl9CSVRTKHBtaXBpX3J4LCBNSVBJX1JYX0FOQTAwX0NT STBCLAo+PiArICAgIFJHX0NTSTBCX0JHX0xQRl9FTiwgMCk7Cj4+ICticmVhazsKPj4gK30KPj4g Kwo+PiArcG1fcnVudGltZV9wdXQocHJpdi0+ZGV2KTsKPj4gK30KPj4gKwo+PiArc3RhdGljIGNv bnN0IHN0cnVjdCB2NGwyX21idXNfZnJhbWVmbXQgbXRrX3NlbmluZl9kZWZhdWx0X2ZtdCA9IHsK Pj4gKy5jb2RlID0gTUVESUFfQlVTX0ZNVF9TQkdHUjEwXzFYMTAsCj4+ICsud2lkdGggPSBERUZB VUxUX1dJRFRILAo+PiArLmhlaWdodCA9IERFRkFVTFRfSEVJR0hULAo+PiArLmZpZWxkID0gVjRM Ml9GSUVMRF9OT05FLAo+PiArLmNvbG9yc3BhY2UgPSBWNEwyX0NPTE9SU1BBQ0VfU1JHQiwKPj4g Ky54ZmVyX2Z1bmMgPSBWNEwyX1hGRVJfRlVOQ19ERUZBVUxULAo+PiArLnljYmNyX2VuYyA9IFY0 TDJfWUNCQ1JfRU5DX0RFRkFVTFQsCj4+ICsucXVhbnRpemF0aW9uID0gVjRMMl9RVUFOVElaQVRJ T05fREVGQVVMVCwKPj4gK307Cj4+ICsKPj4gK3N0YXRpYyB2b2lkIGluaXRfZm10KHN0cnVjdCBt dGtfc2VuaW5mICpwcml2KQo+PiArewo+PiArdW5zaWduZWQgaW50IGk7Cj4+ICsKPj4gK2ZvciAo aSA9IDA7IGkgPCBOVU1fUEFEUzsgaSsrKQo+PiArcHJpdi0+Zm10W2ldLmZvcm1hdCA9IG10a19z ZW5pbmZfZGVmYXVsdF9mbXQ7Cj4+ICt9Cj4+ICsKPj4gK3N0YXRpYyBpbnQgc2VuaW5mX2luaXRf Y2ZnKHN0cnVjdCB2NGwyX3N1YmRldiAqc2QsCj4+ICsgICBzdHJ1Y3QgdjRsMl9zdWJkZXZfcGFk X2NvbmZpZyAqY2ZnKQo+PiArewo+PiArc3RydWN0IHY0bDJfbWJ1c19mcmFtZWZtdCAqbWY7Cj4+ ICt1bnNpZ25lZCBpbnQgaTsKPj4gKwo+PiArZm9yIChpID0gMDsgaSA8IHNkLT5lbnRpdHkubnVt X3BhZHM7IGkrKykgewo+PiArbWYgPSB2NGwyX3N1YmRldl9nZXRfdHJ5X2Zvcm1hdChzZCwgY2Zn LCBpKTsKPj4gKyptZiA9IG10a19zZW5pbmZfZGVmYXVsdF9mbXQ7Cj4+ICt9Cj4+ICsKPj4gK3Jl dHVybiAwOwo+PiArfQo+PiArCj4+ICtzdGF0aWMgaW50IHNlbmluZl9zZXRfZm10KHN0cnVjdCB2 NGwyX3N1YmRldiAqc2QsCj4+ICsgIHN0cnVjdCB2NGwyX3N1YmRldl9wYWRfY29uZmlnICpjZmcs Cj4+ICsgIHN0cnVjdCB2NGwyX3N1YmRldl9mb3JtYXQgKmZtdCkKPj4gK3sKPj4gK3N0cnVjdCBt dGtfc2VuaW5mICpwcml2ID0gc2RfdG9fbXRrX3NlbmluZihzZCk7Cj4+ICsKPj4gK2lmIChmbXQt PmZvcm1hdC5jb2RlID09IH4wVSB8fCBmbXQtPmZvcm1hdC5jb2RlID09IDApCj4+ICtmbXQtPmZv cm1hdC5jb2RlID0gTUVESUFfQlVTX0ZNVF9TQkdHUjEwXzFYMTA7Cj4gCj4gU2hvdWxkbid0IHlv dSBjaGVjayBpZiB0aGUgb3RoZXIgZm9ybWF0cyBhcmUgdmFsaWQgYXMgd2VsbD8KPiAKPj4gKwo+ PiAraWYgKGZtdC0+d2hpY2ggPT0gVjRMMl9TVUJERVZfRk9STUFUX1RSWSkgewo+PiArKnY0bDJf c3ViZGV2X2dldF90cnlfZm9ybWF0KHNkLCBjZmcsIGZtdC0+cGFkKSA9IGZtdC0+Zm9ybWF0Owo+ PiArfSBlbHNlIHsKPj4gK3ByaXYtPmZtdFtmbXQtPnBhZF0ucGFkID0gZm10LT5wYWQ7Cj4+ICtw cml2LT5mbXRbZm10LT5wYWRdLmZvcm1hdC5jb2RlID0gZm10LT5mb3JtYXQuY29kZTsKPj4gK3By aXYtPmZtdFtmbXQtPnBhZF0uZm9ybWF0LndpZHRoID0gZm10LT5mb3JtYXQud2lkdGg7Cj4+ICtw cml2LT5mbXRbZm10LT5wYWRdLmZvcm1hdC5oZWlnaHQgPSBmbXQtPmZvcm1hdC5oZWlnaHQ7Cj4+ ICt9Cj4gCj4gSSB0aGluayB5b3Ugc2hvdWxkIGRvIGEgKmZtdCA9IGZtdFtmbXQtPnBhZF0gKGFs c28gZm9yIHRoZSB0cnkgcGFydCksIG90aGVyd2lzZQo+IHVzZXJzcGFjZSB3aWxsIHRoaW5rIGl0 IGNhbiBtb2RpZnkgdGhlIG90aGVyIGZpZWxkcyAocXVhbnRpemF0aW9uLCBjb2xvcnNwYWNlLCBl dGMpLgo+IAo+PiArCj4+ICtyZXR1cm4gMDsKPj4gK30KPj4gKwo+PiArc3RhdGljIGludCBzZW5p bmZfZ2V0X2ZtdChzdHJ1Y3QgdjRsMl9zdWJkZXYgKnNkLAo+PiArICBzdHJ1Y3QgdjRsMl9zdWJk ZXZfcGFkX2NvbmZpZyAqY2ZnLAo+PiArICBzdHJ1Y3QgdjRsMl9zdWJkZXZfZm9ybWF0ICpmbXQp Cj4+ICt7Cj4+ICtzdHJ1Y3QgbXRrX3NlbmluZiAqcHJpdiA9IHNkX3RvX210a19zZW5pbmYoc2Qp Owo+PiArCj4+ICtpZiAoZm10LT53aGljaCA9PSBWNEwyX1NVQkRFVl9GT1JNQVRfVFJZKQo+PiAr Zm10LT5mb3JtYXQgPSAqdjRsMl9zdWJkZXZfZ2V0X3RyeV9mb3JtYXQoc2QsIGNmZywgZm10LT5w YWQpOwo+PiArZWxzZQo+PiArZm10LT5mb3JtYXQgPSBwcml2LT5mbXRbZm10LT5wYWRdLmZvcm1h dDsKPj4gKwo+PiArcmV0dXJuIDA7Cj4+ICt9Cj4+ICsKPj4gK3N0YXRpYyBpbnQgc2VuaW5mX2Vu dW1fbWJ1c19jb2RlKHN0cnVjdCB2NGwyX3N1YmRldiAqc2QsCj4+ICsgc3RydWN0IHY0bDJfc3Vi ZGV2X3BhZF9jb25maWcgKmNmZywKPj4gKyBzdHJ1Y3QgdjRsMl9zdWJkZXZfbWJ1c19jb2RlX2Vu dW0gKmNvZGUpCj4+ICt7Cj4+ICtzdHJ1Y3QgbXRrX3NlbmluZiAqcHJpdiA9IHNkX3RvX210a19z ZW5pbmYoc2QpOwo+PiArCj4+ICtjb2RlLT5jb2RlID0gcHJpdi0+Zm10W2NvZGUtPmluZGV4XS5m b3JtYXQuY29kZTsKPiAKPiBZb3Ugc2hvdWxkIGNoZWNrIGlmIGluZGV4IGlzIHZhbGlkLCBhbmQg cmV0dXJuIC1FSU5WQUwgaWYgaXQgaXMgbm90Lgo+IAo+PiArCj4+ICtyZXR1cm4gMDsKPj4gK30K Pj4gKwo+PiArc3RhdGljIGludCBzZW5pbmZfc19zdHJlYW0oc3RydWN0IHY0bDJfc3ViZGV2ICpz ZCwgaW50IG9uKQo+PiArewo+PiArc3RydWN0IG10a19zZW5pbmYgKnByaXYgPSBzZF90b19tdGtf c2VuaW5mKHNkKTsKPj4gKwo+PiAraWYgKG9uKQo+PiArcmV0dXJuIG10a19zZW5pbmZfcG93ZXJf b24ocHJpdik7Cj4+ICttdGtfc2VuaW5mX3Bvd2VyX29mZihwcml2KTsKPj4gKwo+PiArcmV0dXJu IDA7Cj4+ICt9Owo+PiArCj4+ICtzdGF0aWMgY29uc3Qgc3RydWN0IHY0bDJfc3ViZGV2X3BhZF9v cHMgc2VuaW5mX3N1YmRldl9wYWRfb3BzID0gewo+PiArLmxpbmtfdmFsaWRhdGUgPSB2NGwyX3N1 YmRldl9saW5rX3ZhbGlkYXRlX2RlZmF1bHQsCj4+ICsuaW5pdF9jZmcgPSBzZW5pbmZfaW5pdF9j ZmcsCj4+ICsuc2V0X2ZtdCA9IHNlbmluZl9zZXRfZm10LAo+PiArLmdldF9mbXQgPSBzZW5pbmZf Z2V0X2ZtdCwKPj4gKy5lbnVtX21idXNfY29kZSA9IHNlbmluZl9lbnVtX21idXNfY29kZSwKPj4g K307Cj4+ICsKPj4gK3N0YXRpYyBjb25zdCBzdHJ1Y3QgdjRsMl9zdWJkZXZfdmlkZW9fb3BzIHNl bmluZl9zdWJkZXZfdmlkZW9fb3BzID0gewo+PiArLnNfc3RyZWFtID0gc2VuaW5mX3Nfc3RyZWFt LAo+PiArfTsKPj4gKwo+PiArc3RhdGljIHN0cnVjdCB2NGwyX3N1YmRldl9jb3JlX29wcyBzZW5p bmZfc3ViZGV2X2NvcmVfb3BzID0gewo+PiArLnN1YnNjcmliZV9ldmVudCAgICA9IHY0bDJfY3Ry bF9zdWJkZXZfc3Vic2NyaWJlX2V2ZW50LAo+PiArLnVuc3Vic2NyaWJlX2V2ZW50PSB2NGwyX2V2 ZW50X3N1YmRldl91bnN1YnNjcmliZSwKPj4gK307Cj4+ICsKPj4gK3N0YXRpYyBzdHJ1Y3QgdjRs Ml9zdWJkZXZfb3BzIHNlbmluZl9zdWJkZXZfb3BzID0gewo+PiArLmNvcmU9ICZzZW5pbmZfc3Vi ZGV2X2NvcmVfb3BzLAo+PiArLnZpZGVvPSAmc2VuaW5mX3N1YmRldl92aWRlb19vcHMsCj4+ICsu cGFkPSAmc2VuaW5mX3N1YmRldl9wYWRfb3BzLAo+PiArfTsKPj4gKwo+PiArc3RhdGljIGludCBz ZW5pbmZfbGlua19zZXR1cChzdHJ1Y3QgbWVkaWFfZW50aXR5ICplbnRpdHksCj4+ICsgICAgIGNv bnN0IHN0cnVjdCBtZWRpYV9wYWQgKmxvY2FsLAo+PiArICAgICBjb25zdCBzdHJ1Y3QgbWVkaWFf cGFkICpyZW1vdGUsIHUzMiBmbGFncykKPj4gK3sKPj4gK3N0cnVjdCB2NGwyX3N1YmRldiAqc2Q7 Cj4+ICtzdHJ1Y3QgbXRrX3NlbmluZiAqcHJpdjsKPj4gK3N0cnVjdCBkZXZpY2UgKmRldjsKPj4g Kwo+PiArc2QgPSBtZWRpYV9lbnRpdHlfdG9fdjRsMl9zdWJkZXYoZW50aXR5KTsKPj4gK3ByaXYg PSB2NGwyX2dldF9zdWJkZXZkYXRhKHNkKTsKPj4gK2RldiA9IHByaXYtPmRldjsKPj4gKwo+IAo+ IFlvdSBjYW4gc2ltcGxpZnkgdGhlIGNoZWNrcyBiZWxvdyBhZGRpbmcgaGVyZToKPiBpZiAoIShm bGFncyAmIE1FRElBX0xOS19GTF9FTkFCTEVEKSkKPiAgICAgcmV0dXJuIDA7Cj4gCj4+ICtpZiAo KGxvY2FsLT5mbGFncyAmIE1FRElBX1BBRF9GTF9TT1VSQ0UpICYmCj4+ICsgICAgKGZsYWdzICYg TUVESUFfTE5LX0ZMX0VOQUJMRUQpKQo+PiArcHJpdi0+bXV4X3NlbCA9IGxvY2FsLT5pbmRleCAt IENBTV9NVVhfSURYX01JTjsKPj4gKwo+PiAraWYgKChsb2NhbC0+ZmxhZ3MgJiBNRURJQV9QQURf RkxfU0lOSykgJiYKPj4gKyAgICAoZmxhZ3MgJiBNRURJQV9MTktfRkxfRU5BQkxFRCkpIHsKPiAK PiBJZiBhIHBhZCBpcyBzaW5rLCB0aGVuIGl0IGlzIG5vdCBhIHNvdXJjZSAoYWZhaWspLCB0aGVu IHlvdSBjYW4gdXNlIGFuIGlmL2Vsc2UgY29uZGl0aW9uLgo+IAo+PiArLyogU2VsZWN0IHBvcnQg Ki8KPj4gK3ByaXYtPnBvcnQgPSBsb2NhbC0+aW5kZXg7Cj4+ICtpZiAocHJpdi0+cG9ydCA+PSBO VU1fU0VOU09SUykgewo+PiArZGV2X2VycihkZXYsICJwb3J0IGluZGV4IGlzIG92ZXIgbnVtYmVy IG9mIHBvcnRzXG4iKTsKPj4gK3JldHVybiAtRUlOVkFMOwo+PiArfQo+PiArfQo+PiArCj4+ICty ZXR1cm4gMDsKPiAKPiBTaG91bGRuJ3QgeW91IGNoZWNrIGlmIHRoZXJlIGlzIGFscmVhZHkgYSBs aW5rIGVuYWJsZWQ/Cj4gCj4gSWYgSSB1bmRlcnN0YW5kIGNvcnJlY3Qgb25seSBhIGxpbmsgZnJv bSB0aGUgc291cmNlIHBhZHMgYW5kIGEgbGluayB0byB0aGUgc2luayBwYWRzCj4gY2FuIGJlIGVu YWJsZWQgYXQgYSB0aW1lLCBubz8KPiAKPj4gK30KPj4gKwo+PiArc3RhdGljIGNvbnN0IHN0cnVj dCBtZWRpYV9lbnRpdHlfb3BlcmF0aW9ucyBzZW5pbmZfbWVkaWFfb3BzID0gewo+PiArLmxpbmtf c2V0dXAgPSBzZW5pbmZfbGlua19zZXR1cCwKPj4gKy5saW5rX3ZhbGlkYXRlID0gdjRsMl9zdWJk ZXZfbGlua192YWxpZGF0ZSwKPj4gK307Cj4+ICsKPj4gK3N0cnVjdCBzZW5zb3JfYXN5bmNfc3Vi ZGV2IHsKPj4gK3N0cnVjdCB2NGwyX2FzeW5jX3N1YmRldiBhc2Q7Cj4+ICt1MzIgcG9ydDsKPj4g K3UzMiBsYW5lczsKPj4gK307Cj4+ICsKPj4gK3N0YXRpYyBpbnQgbXRrX3NlbmluZl9ub3RpZmll cl9ib3VuZCgKPj4gK3N0cnVjdCB2NGwyX2FzeW5jX25vdGlmaWVyICpub3RpZmllciwKPj4gK3N0 cnVjdCB2NGwyX3N1YmRldiAqc2QsCj4+ICtzdHJ1Y3QgdjRsMl9hc3luY19zdWJkZXYgKmFzZCkK Pj4gK3sKPj4gK3N0cnVjdCBtdGtfc2VuaW5mICpwcml2ID0KPj4gK2NvbnRhaW5lcl9vZihub3Rp Zmllciwgc3RydWN0IG10a19zZW5pbmYsIG5vdGlmaWVyKTsKPj4gK3N0cnVjdCBzZW5zb3JfYXN5 bmNfc3ViZGV2ICpzX2FzZCA9Cj4+ICtjb250YWluZXJfb2YoYXNkLCBzdHJ1Y3Qgc2Vuc29yX2Fz eW5jX3N1YmRldiwgYXNkKTsKPj4gK2ludCByZXQ7Cj4+ICsKPj4gK2Rldl9kYmcocHJpdi0+ZGV2 LCAiJXMgYm91bmQgd2l0aCBwb3J0OiVkIGxhbmVzOiAlZFxuIiwKPj4gK3NkLT5lbnRpdHkubmFt ZSwgc19hc2QtPnBvcnQsIHNfYXNkLT5sYW5lcyk7Cj4+ICsKPj4gK3ByaXYtPnNlbnNvcltzX2Fz ZC0+cG9ydF0ubnVtX2RhdGFfbGFuZXMgPSBzX2FzZC0+bGFuZXM7Cj4+ICsKPj4gK3JldCA9IG1l ZGlhX2NyZWF0ZV9wYWRfbGluaygmc2QtPmVudGl0eSwgMCwgJnByaXYtPnN1YmRldi5lbnRpdHks Cj4+ICsgICAgc19hc2QtPnBvcnQsIDApOwo+PiAraWYgKHJldCkgewo+PiArZGV2X2Vycihwcml2 LT5kZXYsICJmYWlsZWQgdG8gY3JlYXRlIGxpbmsgZm9yICVzXG4iLAo+PiArc2QtPmVudGl0eS5u YW1lKTsKPj4gK3JldHVybiByZXQ7Cj4+ICt9Cj4+ICsKPj4gK3JldHVybiAwOwo+PiArfQo+PiAr Cj4+ICtzdGF0aWMgY29uc3Qgc3RydWN0IHY0bDJfYXN5bmNfbm90aWZpZXJfb3BlcmF0aW9ucyBt dGtfc2VuaW5mX2FzeW5jX29wcyA9IHsKPj4gKy5ib3VuZCA9IG10a19zZW5pbmZfbm90aWZpZXJf Ym91bmQsCj4+ICt9Owo+PiArCj4+ICtzdGF0aWMgaW50IG10a19zZW5pbmZfZndub2RlX3BhcnNl KHN0cnVjdCBkZXZpY2UgKmRldiwKPj4gKyAgIHN0cnVjdCB2NGwyX2Z3bm9kZV9lbmRwb2ludCAq dmVwLAo+PiArICAgc3RydWN0IHY0bDJfYXN5bmNfc3ViZGV2ICphc2QpCj4+ICt7Cj4+ICtzdHJ1 Y3Qgc2Vuc29yX2FzeW5jX3N1YmRldiAqc19hc2QgPQo+PiArY29udGFpbmVyX29mKGFzZCwgc3Ry dWN0IHNlbnNvcl9hc3luY19zdWJkZXYsIGFzZCk7Cj4+ICsKPj4gK2lmICh2ZXAtPmJ1c190eXBl ICE9IFY0TDJfTUJVU19DU0kyX0RQSFkpIHsKPj4gK2Rldl9lcnIoZGV2LCAiT25seSBDU0kyIGJ1 cyB0eXBlIGlzIGN1cnJlbnRseSBzdXBwb3J0ZWRcbiIpOwo+PiArcmV0dXJuIC1FSU5WQUw7Cj4+ ICt9Cj4+ICsKPj4gK3NfYXNkLT5wb3J0ID0gdmVwLT5iYXNlLnBvcnQ7Cj4+ICtzX2FzZC0+bGFu ZXMgPSB2ZXAtPmJ1cy5taXBpX2NzaTIubnVtX2RhdGFfbGFuZXM7Cj4+ICsKPj4gK3JldHVybiAw Owo+PiArfQo+PiArCj4+ICtzdGF0aWMgaW50IHNlbmluZl9kdW1wX2RlYnVnX2luZm8oc3RydWN0 IG10a19zZW5pbmYgKnByaXYpCj4+ICt7Cj4+ICt2b2lkIF9faW9tZW0gKnBzZW5pbmYgPSBwcml2 LT5iYXNlOwo+PiArc3RydWN0IGRldmljZSAqZGV2ID0gcHJpdi0+ZGV2Owo+PiArCj4+ICsvKiBT ZW5zb3IgSW50ZXJmYWNlIENvbnRyb2wgKi8KPj4gK2Rldl9kYmcoZGV2LAo+PiArIlNFTklORl9D U0kyX0NUTCBTRU5JTkYxOjB4JXgsIDI6MHgleCwgMzoweCV4LCA1OjB4JXhcbiIsCj4+ICtyZWFk bChwc2VuaW5mICsgU0VOSU5GMV9DU0kyX0NUTCksCj4+ICtyZWFkbChwc2VuaW5mICsgU0VOSU5G Ml9DU0kyX0NUTCksCj4+ICtyZWFkbChwc2VuaW5mICsgU0VOSU5GM19DU0kyX0NUTCksCj4+ICty ZWFkbChwc2VuaW5mICsgU0VOSU5GNV9DU0kyX0NUTCkpOwo+PiArLyogUmVhZCB3aWR0aC9oZWln aHQgKi8KPj4gKy8qIFJlYWQgaW50ZXJydXB0IHN0YXR1cyAqLwo+PiArZGV2X2RiZyhkZXYsICJT RU5JTkYxX0lSUToweCV4LCAyOjB4JXgsIDM6MHgleCwgNToweCV4XG4iLAo+PiArcmVhZGwocHNl bmluZiArIFNFTklORjFfQ1NJMl9JTlRfU1RBVFVTKSwKPj4gK3JlYWRsKHBzZW5pbmYgKyBTRU5J TkYyX0NTSTJfSU5UX1NUQVRVUyksCj4+ICtyZWFkbChwc2VuaW5mICsgU0VOSU5GM19DU0kyX0lO VF9TVEFUVVMpLAo+PiArcmVhZGwocHNlbmluZiArIFNFTklORjVfQ1NJMl9JTlRfU1RBVFVTKSk7 Cj4+ICsvKiBNdXgxICovCj4+ICtkZXZfZGJnKGRldiwgIlNFTklORjFfTVVYX0NUUkw6MHgleCwg SU5UU1RBOjB4JXgsIERFQlVHXzIoMHgleClcbiIsCj4+ICtyZWFkbChwc2VuaW5mICsgU0VOSU5G MV9NVVhfQ1RSTCksCj4+ICtyZWFkbChwc2VuaW5mICsgU0VOSU5GMV9NVVhfSU5UU1RBKSwKPj4g K3JlYWRsKHBzZW5pbmYgKyBTRU5JTkYxX01VWF9ERUJVR18yKSk7Cj4+ICtpZiAocmVhZGwocHNl bmluZiArIFNFTklORjFfTVVYX0lOVFNUQSkgJiAweDEpIHsKPj4gK3dyaXRlbCgweGZmZmZmZmZm LCBwc2VuaW5mICsgU0VOSU5GMV9NVVhfSU5UU1RBKTsKPj4gK3VzbGVlcF9yYW5nZSgxMDAwLCAx MDAwICogMik7Cj4+ICtkZXZfd2FybihkZXYsICJvdmVycnVuIENUUkw6JXggSU5UU1RBOiV4IERF QlVHXzI6JXhcbiIsCj4+ICsgICAgcmVhZGwocHNlbmluZiArIFNFTklORjFfTVVYX0NUUkwpLAo+ PiArICAgIHJlYWRsKHBzZW5pbmYgKyBTRU5JTkYxX01VWF9JTlRTVEEpLAo+PiArICAgIHJlYWRs KHBzZW5pbmYgKyBTRU5JTkYxX01VWF9ERUJVR18yKSk7Cj4+ICt9Cj4+ICsKPj4gK3JldHVybiAw Owo+PiArfQo+PiArCj4+ICtzdGF0aWMgaW50IHNlbmluZl9lbmFibGVfdGVzdF9wYXR0ZXJuKHN0 cnVjdCBtdGtfc2VuaW5mICpwcml2KQo+PiArewo+PiArdm9pZCBfX2lvbWVtICpwc2VuaW5mID0g cHJpdi0+YmFzZTsKPj4gK3Vuc2lnbmVkIGludCB2YWw7Cj4+ICsKPj4gK1NFTklORl9CSVRTKHBz ZW5pbmYsIFNFTklORl9UT1BfQ1RSTCwgU0VOSU5GMV9QQ0xLX0VOLCAxKTsKPj4gK1NFTklORl9C SVRTKHBzZW5pbmYsIFNFTklORl9UT1BfQ1RSTCwgU0VOSU5GMl9QQ0xLX0VOLCAxKTsKPj4gK1NF TklORl9CSVRTKHBzZW5pbmYsIFNFTklORjFfQ1RSTCwgU0VOSU5GX0VOLCAxKTsKPj4gK1NFTklO Rl9CSVRTKHBzZW5pbmYsIFNFTklORjFfQ1RSTCwgU0VOSU5GX1NSQ19TRUwsIDEpOwo+PiArU0VO SU5GX0JJVFMocHNlbmluZiwgU0VOSU5GMV9NVVhfQ1RSTCwgU0VOSU5GX0hTWU5DX01BU0ssIDEp Owo+PiArU0VOSU5GX0JJVFMocHNlbmluZiwgU0VOSU5GMV9NVVhfQ1RSTCwgU0VOSU5GX1NSQ19T RUwsIDEpOwo+PiArU0VOSU5GX0JJVFMocHNlbmluZiwgU0VOSU5GMV9NVVhfQ1RSTCwgRklGT19Q VVNIX0VOLCAweDFmKTsKPj4gK1NFTklORl9CSVRTKHBzZW5pbmYsIFNFTklORjFfTVVYX0NUUkws IEZJRk9fRkxVU0hfRU4sIDB4MWIpOwo+PiArU0VOSU5GX0JJVFMocHNlbmluZiwgU0VOSU5GMV9N VVhfQ1RSTCwgRklGT19GVUxMX1dSX0VOLCAxKTsKPj4gK1NFTklORl9CSVRTKHBzZW5pbmYsIFNF TklORjFfTVVYX0NUUkwsIFNFTklORl9NVVhfRU4sIDEpOwo+PiArd3JpdGVsKFNFTklORl9JUlFf Q0xSX1NFTHxTRU5JTkZfQUxMX0VSUl9JUlFfRU4sCj4+ICsgICAgcHNlbmluZiArIFNFTklORjFf TVVYX0lOVEVOKTsKPj4gK3dyaXRlbCgweDAsIHBzZW5pbmYgKyBTRU5JTkYxX01VWF9TUEFSRSk7 Cj4+ICt3cml0ZWwoMHhFMjAwMCwgcHNlbmluZiArIFNFTklORjFfTVVYX0NUUkxfRVhUKTsKPj4g K3dyaXRlbCgweDAsIHBzZW5pbmYgKyBTRU5JTkYxX01VWF9DVFJMX0VYVCk7Cj4+ICtTRU5JTkZf QklUUyhwc2VuaW5mLCBTRU5JTkZfVEcxX1RNX0NUTCwgVE1fRU4sIDEpOwo+PiArU0VOSU5GX0JJ VFMocHNlbmluZiwgU0VOSU5GX1RHMV9UTV9DVEwsIFRNX1BBVCwgMHhDKTsKPj4gK1NFTklORl9C SVRTKHBzZW5pbmYsIFNFTklORl9URzFfVE1fQ1RMLCBUTV9WU1lOQywgNCk7Cj4+ICtTRU5JTkZf QklUUyhwc2VuaW5mLCBTRU5JTkZfVEcxX1RNX0NUTCwgVE1fRFVNTVlQWEwsIDQpOwo+PiArdmFs ID0gKHByaXYtPmZtdFtwcml2LT5wb3J0XS5mb3JtYXQuaGVpZ2h0ICsgMHgxMDApIDw8IDE2IHwK Pj4gKyAgKHByaXYtPmZtdFtwcml2LT5wb3J0XS5mb3JtYXQud2lkdGggKyAweDEwMCk7Cj4+ICt3 cml0ZWwodmFsLCBwc2VuaW5mICsgU0VOSU5GX1RHMV9UTV9TSVpFKTsKPj4gK3dyaXRlbCgweDAs IHBzZW5pbmYgKyBTRU5JTkZfVEcxX1RNX0NMSyk7Cj4+ICt3cml0ZWwoMHgxLCBwc2VuaW5mICsg U0VOSU5GX1RHMV9UTV9TVFApOwo+PiArd3JpdGVsKHJlYWRsKHBzZW5pbmYgKyBTRU5JTkYxX0NU UkxfRVhUKSB8IDB4MDIsCj4+ICtwc2VuaW5mICsgU0VOSU5GMV9DVFJMX0VYVCk7Cj4+ICsKPj4g K3JldHVybiAwOwo+PiArfQo+PiArCj4+ICtzdGF0aWMgaW50IHNlbmluZl9zZXRfY3RybChzdHJ1 Y3QgdjRsMl9jdHJsICpjdHJsKQo+PiArewo+PiArc3RydWN0IG10a19zZW5pbmYgKnByaXYgPSBj b250YWluZXJfb2YoY3RybC0+aGFuZGxlciwKPj4gKyAgICAgc3RydWN0IG10a19zZW5pbmYsIGN0 cmxfaGFuZGxlcik7Cj4+ICsKPj4gK3N3aXRjaCAoY3RybC0+aWQpIHsKPj4gK2Nhc2UgVjRMMl9D SURfVEVTVF9QQVRURVJOOgo+PiAraWYgKGN0cmwtPnZhbCA9PSBURVNUX0dFTl9QQVRURVJOKQo+ PiArcmV0dXJuIHNlbmluZl9lbmFibGVfdGVzdF9wYXR0ZXJuKHByaXYpOwo+PiArZWxzZSBpZiAo Y3RybC0+dmFsID09IFRFU1RfRFVNUF9ERUJVR19JTkZPKQo+PiArcmV0dXJuIHNlbmluZl9kdW1w X2RlYnVnX2luZm8ocHJpdik7Cj4+ICtlbHNlCj4+ICtyZXR1cm4gLUVJTlZBTDsKPj4gK30KPj4g Kwo+PiArcmV0dXJuIDA7Cj4+ICt9Cj4+ICsKPj4gK3N0YXRpYyBjb25zdCBzdHJ1Y3QgdjRsMl9j dHJsX29wcyBzZW5pbmZfY3RybF9vcHMgPSB7Cj4+ICsuc19jdHJsID0gc2VuaW5mX3NldF9jdHJs LAo+PiArfTsKPj4gKwo+PiArc3RhdGljIGNvbnN0IGNoYXIgKiBjb25zdCBzZW5pbmZfdGVzdF9w YXR0ZXJuX21lbnVbXSA9IHsKPj4gKyJIb3Jpem9udGFsIGJhcnMiLAo+PiArIk1vbml0b3Igc3Rh dHVzIiwKPj4gK307Cj4+ICsKPj4gK3N0YXRpYyBpbnQgc2VuaW5mX2luaXRpYWxpemVfY29udHJv bHMoc3RydWN0IG10a19zZW5pbmYgKnByaXYpCj4+ICt7Cj4+ICtzdHJ1Y3QgdjRsMl9jdHJsX2hh bmRsZXIgKmhhbmRsZXI7Cj4+ICtpbnQgcmV0Owo+PiArCj4+ICtoYW5kbGVyID0gJnByaXYtPmN0 cmxfaGFuZGxlcjsKPj4gK3JldCA9IHY0bDJfY3RybF9oYW5kbGVyX2luaXQoaGFuZGxlciwgMik7 Cj4+ICtpZiAocmV0KQo+PiArcmV0dXJuIHJldDsKPiAKPiBBIG5ldyBsaW5lIGhlcmUgd291bGQg YmUgbmljZQo+IAo+PiArdjRsMl9jdHJsX25ld19zdGRfbWVudV9pdGVtcyhoYW5kbGVyLCAmc2Vu aW5mX2N0cmxfb3BzLAo+PiArICAgICBWNEwyX0NJRF9URVNUX1BBVFRFUk4sCj4+ICsgICAgIEFS UkFZX1NJWkUoc2VuaW5mX3Rlc3RfcGF0dGVybl9tZW51KSAtIDEsCj4+ICsgICAgIDAsIDAsIHNl bmluZl90ZXN0X3BhdHRlcm5fbWVudSk7Cj4+ICsKPj4gK2lmIChoYW5kbGVyLT5lcnJvcikgewo+ PiArcmV0ID0gaGFuZGxlci0+ZXJyb3I7Cj4+ICtkZXZfZXJyKHByaXYtPmRldiwKPj4gKyJGYWls ZWQgdG8gaW5pdCBjb250cm9scyglZClcbiIsIHJldCk7Cj4+ICtnb3RvIGVycl9mcmVlX2hhbmRs ZXI7Cj4gCj4geW91IGNvdWxkIGNhbGwKPiB2NGwyX2N0cmxfaGFuZGxlcl9mcmVlKGhhbmRsZXIp Owo+IHJldHVybiByZXQ7Cj4gCj4gaGVyZSBpbnN0ZWFkIG9mIGhhdmluZyB0aGlzIGxhYmVsCj4g Cj4+ICt9Cj4+ICsKPj4gK3ByaXYtPnN1YmRldi5jdHJsX2hhbmRsZXIgPSBoYW5kbGVyOwo+PiAr cmV0dXJuIDA7Cj4+ICsKPj4gK2Vycl9mcmVlX2hhbmRsZXI6Cj4+ICt2NGwyX2N0cmxfaGFuZGxl cl9mcmVlKGhhbmRsZXIpOwo+PiArCj4+ICtyZXR1cm4gcmV0Owo+PiArfQo+PiArCj4+ICtzdGF0 aWMgaW50IG10a19zZW5pbmZfbWVkaWFfcmVnaXN0ZXIoc3RydWN0IG10a19zZW5pbmYgKnByaXYp Cj4+ICt7Cj4+ICtzdHJ1Y3QgdjRsMl9zdWJkZXYgKnNkID0gJnByaXYtPnN1YmRldjsKPj4gK3N0 cnVjdCBtZWRpYV9wYWQgKnBhZHMgPSBwcml2LT5wYWRzOwo+PiArc3RydWN0IGRldmljZSAqZGV2 ID0gcHJpdi0+ZGV2Owo+PiAraW50IGk7Cj4gCj4gdW5zaWduZWQKPiAKPj4gK2ludCByZXQ7Cj4+ ICsKPj4gK3Y0bDJfc3ViZGV2X2luaXQoc2QsICZzZW5pbmZfc3ViZGV2X29wcyk7Cj4+ICsKPj4g K2luaXRfZm10KHByaXYpOwo+PiArcmV0ID0gc2VuaW5mX2luaXRpYWxpemVfY29udHJvbHMocHJp dik7Cj4+ICtpZiAocmV0KSB7Cj4+ICtkZXZfZXJyKGRldiwgIkZhaWxlZCB0byBpbml0aWFsaXpl IGNvbnRyb2xzXG4iKTsKPj4gK3JldHVybiAtMTsKPiAKPiAtRUlOVkFMCj4gCj4+ICt9Cj4+ICsK Pj4gK3NkLT5mbGFncyB8PSAoVjRMMl9TVUJERVZfRkxfSEFTX0RFVk5PREUgfCBWNEwyX1NVQkRF Vl9GTF9IQVNfRVZFTlRTKTsKPj4gKwo+PiArcHJpdi0+c3ViZGV2LmRldiA9IGRldjsKPj4gK3Nu cHJpbnRmKHNkLT5uYW1lLCBWNEwyX1NVQkRFVl9OQU1FX1NJWkUsICIlcyIsCj4+ICsgZGV2X25h bWUoZGV2KSk7Cj4+ICt2NGwyX3NldF9zdWJkZXZkYXRhKHNkLCBwcml2KTsKPj4gKwo+PiArc2Qt PmVudGl0eS5mdW5jdGlvbiA9IE1FRElBX0VOVF9GX1ZJRF9JRl9CUklER0U7Cj4+ICtzZC0+ZW50 aXR5Lm9wcyA9ICZzZW5pbmZfbWVkaWFfb3BzOwo+PiArCj4+ICtmb3IgKGkgPSAwOyBpIDwgTlVN X1NFTlNPUlM7IGkrKykKPj4gK3BhZHNbaV0uZmxhZ3MgPSBNRURJQV9QQURfRkxfU0lOSzsKPj4g Kwo+PiArZm9yIChpID0gQ0FNX01VWF9JRFhfTUlOOyBpIDwgTlVNX1BBRFM7IGkrKykKPj4gK3Bh ZHNbaV0uZmxhZ3MgPSBNRURJQV9QQURfRkxfU09VUkNFOwo+PiArcmV0ID0gbWVkaWFfZW50aXR5 X3BhZHNfaW5pdCgmc2QtPmVudGl0eSwgTlVNX1BBRFMsIHBhZHMpOwo+PiAraWYgKHJldCA8IDAp Cj4+ICtnb3RvIGVycl9mcmVlX2hhbmRsZXI7Cj4+ICsKPj4gK3Y0bDJfYXN5bmNfbm90aWZpZXJf aW5pdCgmcHJpdi0+bm90aWZpZXIpOwo+PiArCj4+ICtmb3IgKGkgPSAwOyBpIDwgTlVNX1NFTlNP UlM7ICsraSkgewo+PiArcmV0ID0gdjRsMl9hc3luY19ub3RpZmllcl9wYXJzZV9md25vZGVfZW5k cG9pbnRzX2J5X3BvcnQoZGV2LAo+PiArJnByaXYtPm5vdGlmaWVyLCBzaXplb2Yoc3RydWN0IHNl bnNvcl9hc3luY19zdWJkZXYpLAo+PiAraSwgbXRrX3NlbmluZl9md25vZGVfcGFyc2UpOwo+IAo+ IEkgbGVhcm5lZCByZWNlbnRseSB0aGF0IHY0bDIgZndub2RlIHdyYXBwZXJzIHNob3VsZG4ndCBi ZSB1c2VkLCBwbGVhc2UKPiBzZWUgdGhlIGNvbW1lbnQganVzdCBiZWxvdyB0aGlzIGZ1bmN0aW9u IGF0IGh0dHBzOi8vcGF0Y2h3b3JrLmtlcm5lbC5vcmcvcGF0Y2gvMTEwNjY1MjcvCj4gCj4+ICtp ZiAocmV0IDwgMCkKPj4gK2dvdG8gZXJyX2NsZWFuX2VudGl0eTsKPj4gK30KPj4gKwo+PiArcHJp di0+c3ViZGV2LnN1YmRldl9ub3RpZmllciA9ICZwcml2LT5ub3RpZmllcjsKPj4gK3ByaXYtPm5v dGlmaWVyLm9wcyA9ICZtdGtfc2VuaW5mX2FzeW5jX29wczsKPj4gK3JldCA9IHY0bDJfYXN5bmNf c3ViZGV2X25vdGlmaWVyX3JlZ2lzdGVyKHNkLCAmcHJpdi0+bm90aWZpZXIpOwo+PiAraWYgKHJl dCA8IDApIHsKPj4gK2Rldl9lcnIoZGV2LCAidjRsMiBhc3luYyBub3RpZmllciByZWdpc3RlciBm YWlsZWRcbiIpOwo+PiArZ290byBlcnJfY2xlYW5fbm90aWZpZmVyOwo+PiArfQo+PiArCj4+ICty ZXQgPSB2NGwyX2FzeW5jX3JlZ2lzdGVyX3N1YmRldihzZCk7Cj4+ICtpZiAocmV0IDwgMCkgewo+ PiArZGV2X2VycihkZXYsICJ2NGwyIGFzeW5jIHJlZ2lzdGVyIHN1YmRldiBmYWlsZWRcbiIpOwo+ PiArZ290byBlcnJfY2xlYW5fbm90aWZpZmVyOwo+PiArfQo+PiArcmV0dXJuIDA7Cj4+ICsKPj4g K2Vycl9jbGVhbl9ub3RpZmlmZXI6Cj4+ICt2NGwyX2FzeW5jX25vdGlmaWVyX2NsZWFudXAoJnBy aXYtPm5vdGlmaWVyKTsKPj4gK2Vycl9jbGVhbl9lbnRpdHk6Cj4+ICttZWRpYV9lbnRpdHlfY2xl YW51cCgmc2QtPmVudGl0eSk7Cj4+ICtlcnJfZnJlZV9oYW5kbGVyOgo+PiArdjRsMl9jdHJsX2hh bmRsZXJfZnJlZSgmcHJpdi0+Y3RybF9oYW5kbGVyKTsKPj4gKwo+PiArcmV0dXJuIHJldDsKPj4g K30KPj4gKwo+PiArc3RhdGljIGludCBzZW5pbmZfcHJvYmUoc3RydWN0IHBsYXRmb3JtX2Rldmlj ZSAqcGRldikKPj4gK3sKPj4gKy8qIExpc3Qgb2YgY2xvY2tzIHJlcXVpcmVkIGJ5IHNlbmluZiAq Lwo+PiArc3RhdGljIGNvbnN0IGNoYXIgKiBjb25zdCBjbGtfbmFtZXNbXSA9IHsKPj4gKyJDTEtf Q0FNX1NFTklORiIsICJDTEtfVE9QX01VWF9TRU5JTkYiCj4+ICt9Owo+PiArc3RydWN0IHJlc291 cmNlICpyZXM7Cj4+ICtzdHJ1Y3QgbXRrX3NlbmluZiAqcHJpdjsKPj4gK3N0cnVjdCBkZXZpY2Ug KmRldiA9ICZwZGV2LT5kZXY7Cj4+ICtpbnQgaSwgcmV0Owo+IAo+IHVuc2lnbmVkIGludCBpCj4g Cj4+ICsKPj4gK3ByaXYgPSBkZXZtX2t6YWxsb2MoZGV2LCBzaXplb2Yoc3RydWN0IG10a19zZW5p bmYpLCBHRlBfS0VSTkVMKTsKPj4gK2lmICghcHJpdikKPj4gK3JldHVybiAtRU5PTUVNOwo+PiAr Cj4+ICtkZXZfc2V0X2RydmRhdGEoZGV2LCBwcml2KTsKPj4gK3ByaXYtPmRldiA9IGRldjsKPj4g Kwo+PiArcmVzID0gcGxhdGZvcm1fZ2V0X3Jlc291cmNlKHBkZXYsIElPUkVTT1VSQ0VfTUVNLCAw KTsKPj4gK3ByaXYtPmJhc2UgPSBkZXZtX2lvcmVtYXBfcmVzb3VyY2UoZGV2LCByZXMpOwo+PiAr aWYgKElTX0VSUihwcml2LT5iYXNlKSkKPj4gK3JldHVybiBQVFJfRVJSKHByaXYtPmJhc2UpOwo+ PiArCj4+ICtyZXMgPSBwbGF0Zm9ybV9nZXRfcmVzb3VyY2UocGRldiwgSU9SRVNPVVJDRV9NRU0s IDEpOwo+PiArcHJpdi0+cnggPSBkZXZtX2lvcmVtYXBfcmVzb3VyY2UoZGV2LCByZXMpOwo+PiAr aWYgKElTX0VSUihwcml2LT5yeCkpCj4+ICtyZXR1cm4gUFRSX0VSUihwcml2LT5yeCk7Cj4+ICsK Pj4gK3ByaXYtPmNzaTJfcnhbQ0ZHX0NTSV9QT1JUXzBdICA9IHByaXYtPnJ4Owo+PiArcHJpdi0+ Y3NpMl9yeFtDRkdfQ1NJX1BPUlRfMEFdID0gcHJpdi0+cnggKyBDU0lfUE9SVF8wQV9BRERSX09G U1Q7Cj4+ICtwcml2LT5jc2kyX3J4W0NGR19DU0lfUE9SVF8wQl0gPSBwcml2LT5yeCArIENTSV9Q T1JUXzBCX0FERFJfT0ZTVDsKPj4gK3ByaXYtPmNzaTJfcnhbQ0ZHX0NTSV9QT1JUXzFdICA9IHBy aXYtPnJ4ICsgQ1NJX1BPUlRfMV9BRERSX09GU1Q7Cj4+ICtwcml2LT5jc2kyX3J4W0NGR19DU0lf UE9SVF8yXSAgPSBwcml2LT5yeCArIENTSV9QT1JUXzJfQUREUl9PRlNUOwo+PiArCj4+ICtwcml2 LT5udW1fY2xrcyA9IEFSUkFZX1NJWkUoY2xrX25hbWVzKTsKPj4gK3ByaXYtPmNsa3MgPSBkZXZt X2tjYWxsb2MoZGV2LCBwcml2LT5udW1fY2xrcywKPj4gKyAgc2l6ZW9mKCpwcml2LT5jbGtzKSwg R0ZQX0tFUk5FTCk7Cj4+ICtpZiAoIXByaXYtPmNsa3MpCj4+ICtyZXR1cm4gLUVOT01FTTsKPj4g Kwo+PiArZm9yIChpID0gMDsgaSA8IHByaXYtPm51bV9jbGtzOyArK2kpCj4+ICtwcml2LT5jbGtz W2ldLmlkID0gY2xrX25hbWVzW2ldOwo+PiArCj4+ICtyZXQgPSBkZXZtX2Nsa19idWxrX2dldChk ZXYsIHByaXYtPm51bV9jbGtzLCBwcml2LT5jbGtzKTsKPj4gK2lmIChyZXQpIHsKPj4gK2Rldl9l cnIoZGV2LCAiZmFpbGVkIHRvIGdldCBzZW5pbmYgY2xvY2s6JWRcbiIsIHJldCk7Cj4+ICtyZXR1 cm4gcmV0Owo+PiArfQo+PiArCj4+ICtyZXQgPSBtdGtfc2VuaW5mX21lZGlhX3JlZ2lzdGVyKHBy aXYpOwo+PiAraWYgKCFyZXQpIC8qIHJlZ2lzdGVyIHN1Y2Nlc3MgKi8KPj4gK3BtX3J1bnRpbWVf ZW5hYmxlKGRldik7Cj4+ICsKPj4gK3JldHVybiByZXQ7Cj4+ICt9Cj4+ICsKPj4gK3N0YXRpYyBp bnQgc2VuaW5mX3BtX3N1c3BlbmQoc3RydWN0IGRldmljZSAqZGV2KQo+PiArewo+PiArc3RydWN0 IG10a19zZW5pbmYgKnByaXYgPSBkZXZfZ2V0X2RydmRhdGEoZGV2KTsKPj4gKwo+PiArZGV2X2Ri ZyhkZXYsICJzZW5pbmYgcnVudGltZSBzdXNwZW5kXG4iKTsKPj4gK2Nsa19idWxrX2Rpc2FibGVf dW5wcmVwYXJlKHByaXYtPm51bV9jbGtzLCBwcml2LT5jbGtzKTsKPj4gKwo+PiArcmV0dXJuIDA7 Cj4+ICt9Cj4+ICsKPj4gK3N0YXRpYyBpbnQgc2VuaW5mX3BtX3Jlc3VtZShzdHJ1Y3QgZGV2aWNl ICpkZXYpCj4+ICt7Cj4+ICtzdHJ1Y3QgbXRrX3NlbmluZiAqcHJpdiA9IGRldl9nZXRfZHJ2ZGF0 YShkZXYpOwo+PiAraW50IHJldDsKPj4gKwo+PiArZGV2X2RiZyhkZXYsICJzZW5pbmYgcnVudGlt ZSByZXN1bWVcbiIpOwo+PiArcmV0ID0gY2xrX2J1bGtfcHJlcGFyZV9lbmFibGUocHJpdi0+bnVt X2Nsa3MsIHByaXYtPmNsa3MpOwo+PiAraWYgKHJldCkgewo+PiArZGV2X2VycihkZXYsICJmYWls ZWQgdG8gZW5hYmxlIGNsb2NrOiVkXG4iLCByZXQpOwo+PiArcmV0dXJuIHJldDsKPj4gK30KPj4g Kwo+PiArcmV0dXJuIDA7Cj4+ICt9Cj4+ICsKPj4gK3N0YXRpYyBjb25zdCBzdHJ1Y3QgZGV2X3Bt X29wcyBydW50aW1lX3BtX29wcyA9IHsKPj4gK1NFVF9SVU5USU1FX1BNX09QUyhzZW5pbmZfcG1f c3VzcGVuZCwgc2VuaW5mX3BtX3Jlc3VtZSwgTlVMTCkKPj4gK307Cj4+ICsKPj4gK3N0YXRpYyBp bnQgc2VuaW5mX3JlbW92ZShzdHJ1Y3QgcGxhdGZvcm1fZGV2aWNlICpwZGV2KQo+PiArewo+PiAr c3RydWN0IG10a19zZW5pbmYgKnByaXYgPSBkZXZfZ2V0X2RydmRhdGEoJnBkZXYtPmRldik7Cj4+ ICtzdHJ1Y3QgdjRsMl9zdWJkZXYgKnN1YmRldiA9ICZwcml2LT5zdWJkZXY7Cj4+ICsKPj4gK21l ZGlhX2VudGl0eV9jbGVhbnVwKCZzdWJkZXYtPmVudGl0eSk7Cj4+ICt2NGwyX2FzeW5jX3VucmVn aXN0ZXJfc3ViZGV2KHN1YmRldik7Cj4+ICt2NGwyX2N0cmxfaGFuZGxlcl9mcmVlKCZwcml2LT5j dHJsX2hhbmRsZXIpOwo+PiArCj4+ICtwbV9ydW50aW1lX2Rpc2FibGUocHJpdi0+ZGV2KTsKPj4g Kwo+PiArcmV0dXJuIDA7Cj4+ICt9Cj4+ICsKPj4gKyNpZmRlZiBDT05GSUdfT0YKPj4gK3N0YXRp YyBjb25zdCBzdHJ1Y3Qgb2ZfZGV2aWNlX2lkIG10a19zZW5pbmZfb2ZfbWF0Y2hbXSA9IHsKPj4g K3suY29tcGF0aWJsZSA9ICJtZWRpYXRlayxtdDgxODMtc2VuaW5mIn0sCj4+ICt7fSwKPj4gK307 Cj4+ICtNT0RVTEVfREVWSUNFX1RBQkxFKG9mLCBtdGtfc2VuaW5mX29mX21hdGNoKTsKPj4gKyNl bmRpZgo+PiArCj4+ICtzdGF0aWMgc3RydWN0IHBsYXRmb3JtX2RyaXZlciBzZW5pbmZfcGRydiA9 IHsKPj4gKy5kcml2ZXI9IHsKPj4gKy5uYW1lPSAic2VuaW5mIiwKPj4gKy5wbSAgPSAmcnVudGlt ZV9wbV9vcHMsCj4+ICsub2ZfbWF0Y2hfdGFibGUgPSBvZl9tYXRjaF9wdHIobXRrX3NlbmluZl9v Zl9tYXRjaCksCj4+ICt9LAo+PiArLnByb2JlPSBzZW5pbmZfcHJvYmUsCj4+ICsucmVtb3ZlPSBz ZW5pbmZfcmVtb3ZlLAo+PiArfTsKPj4gKwo+PiArbW9kdWxlX3BsYXRmb3JtX2RyaXZlcihzZW5p bmZfcGRydik7Cj4+ICsKPj4gK01PRFVMRV9ERVNDUklQVElPTigiTVRLIHNlbnNvciBpbnRlcmZh Y2UgZHJpdmVyIik7Cj4+ICtNT0RVTEVfQVVUSE9SKCJMb3VpcyBLdW8gPGxvdWlzLmt1b0BtZWRp YXRlay5jb20+Iik7Cj4+ICtNT0RVTEVfTElDRU5TRSgiR1BMIHYyIik7Cj4+IGRpZmYgLS1naXQg YS9kcml2ZXJzL21lZGlhL3BsYXRmb3JtL210ay1pc3AvaXNwXzUwL3NlbmluZi9tdGtfc2VuaW5m X2RlZi5oIGIvZHJpdmVycy9tZWRpYS9wbGF0Zm9ybS9tdGstaXNwL2lzcF81MC9zZW5pbmYvbXRr X3NlbmluZl9kZWYuaAo+PiBuZXcgZmlsZSBtb2RlIDEwMDY0NAo+PiBpbmRleCAwMDAwMDAwMDAw MDAuLmI1OWFkNWJmMjQ3MAo+PiAtLS0gL2Rldi9udWxsCj4+ICsrKyBiL2RyaXZlcnMvbWVkaWEv cGxhdGZvcm0vbXRrLWlzcC9pc3BfNTAvc2VuaW5mL210a19zZW5pbmZfZGVmLmgKPiAKPiBEZWZp bml0aW9ucyBoZXJlIHNlZW1zIHRvIGJlIHVzZWQgb25seSBpbiBtdGtfc2VuaW5mLmMgcmlnaHQ/ IFlvdSBjYW4gbW92ZSBhbGwgdGhpcwo+IHRvIG10a19zZW5pbmYuYyBmaWxlIGFuZCByZW1vdmUg dGhpcyBoZWFkZXIuCj4gCj4+IEBAIC0wLDAgKzEsNzIgQEAKPj4gKy8qIFNQRFgtTGljZW5zZS1J ZGVudGlmaWVyOiBHUEwtMi4wICovCj4+ICsKPj4gKyNpZm5kZWYgX19TRU5JTkZfRFJWX0RFRl9I X18KPj4gKyNkZWZpbmUgX19TRU5JTkZfRFJWX0RFRl9IX18KPj4gKwo+PiArI2RlZmluZSBTRU5J TkZfVElNRVNUQU1QX1NURVAweDY3Cj4+ICsjZGVmaW5lIFNFTklORl9TRVRUTEVfREVMQVkweDE1 Cj4+ICsjZGVmaW5lIFNFTklORl9IU19UUkFJTF9QQVJBTUVURVIweDgKPj4gKwo+PiArI2RlZmlu ZSBOVU1fUEFEUzEyCj4+ICsjZGVmaW5lIE5VTV9TRU5TT1JTNAo+IAo+IEkgd2FzIHdvbmRlcmlu ZyBpZiB5b3UgY291bGQgaGF2ZSBzZXZlcmFsIHNlbnNvcnMgcGVyIHBvcnQuCj4gCj4+ICsjZGVm aW5lIENBTV9NVVhfSURYX01JTk5VTV9TRU5TT1JTCj4+ICsjZGVmaW5lIERFRkFVTFRfV0lEVEgx NjAwCj4+ICsjZGVmaW5lIERFRkFVTFRfSEVJR0hUMTIwMAo+PiArCj4+ICsjZGVmaW5lIFBBRF8x MEJJVDAKPj4gKwo+PiArI2RlZmluZSBURVNUX01PREVMICAgICAgICAgIDAKPj4gKyNkZWZpbmUg Tk9STUFMX01PREVMICAgICAgICAxCj4+ICsKPj4gKyNkZWZpbmUgQ1NJX1BPUlRfMEFfQUREUl9P RlNUMAo+PiArI2RlZmluZSBDU0lfUE9SVF8wQl9BRERSX09GU1QweDEwMDAKPj4gKyNkZWZpbmUg Q1NJX1BPUlRfMV9BRERSX09GU1QweDIwMDAKPj4gKyNkZWZpbmUgQ1NJX1BPUlRfMl9BRERSX09G U1QweDQwMDAKPj4gKwo+PiArI2RlZmluZSBTRU5JTkZfQUxMX0VSUl9JUlFfRU4weDdGCj4+ICsj ZGVmaW5lIFNFTklORl9JUlFfQ0xSX1NFTDB4ODAwMDAwMDAKPj4gKwo+PiArI2RlZmluZSBNSVBJ X1NFTlNPUjB4OAo+PiArCj4+ICtlbnVtIHsKPj4gK1RFU1RfR0VOX1BBVFRFUk4gPSAweDAsCj4+ ICtURVNUX0RVTVBfREVCVUdfSU5GTywKPj4gK307Cj4gCj4gaXQgd291bGQgYmUgYmV0dGVyIHRv IG5hbWUgZW51bXMgKGJldHRlciB5ZXQgd2l0aCBkb2NzKS4KPiBzYW1lIGNvbW1lbnRzIGZvciB0 aGUgZW51bXMgYmVsb3cuCj4gCj4+ICsKPj4gK2VudW0gewo+PiArQ0ZHX0NTSV9QT1JUXzAgPSAw eDAsLyogNEQxQyAqLwo+PiArQ0ZHX0NTSV9QT1JUXzEsLyogNEQxQyAqLwo+PiArQ0ZHX0NTSV9Q T1JUXzIsLyogNEQxQyAqLwo+PiArQ0ZHX0NTSV9QT1JUXzBBLC8qIDJEMUMgKi8KPj4gK0NGR19D U0lfUE9SVF8wQiwvKiAyRDFDICovCj4+ICtDRkdfQ1NJX1BPUlRfTUFYX05VTSwKPj4gK0NGR19D U0lfUE9SVF9OT05FLypmb3Igbm9uLU1JUEkgc2Vuc29yICovCj4+ICt9Owo+PiArCj4+ICtlbnVt IHsKPj4gK09ORV9QSVhFTF9NT0RFICA9IDB4MCwKPj4gK1RXT19QSVhFTF9NT0RFICA9IDB4MSwK Pj4gK0ZPVVJfUElYRUxfTU9ERSA9IDB4MiwKPj4gK307Cj4+ICsKPj4gK2VudW0gewo+PiArU0VO SU5GXzEgPSAweDAsCj4+ICtTRU5JTkZfMiA9IDB4MSwKPj4gK1NFTklORl8zID0gMHgyLAo+PiAr U0VOSU5GXzQgPSAweDMsCj4+ICtTRU5JTkZfNSA9IDB4NCwKPj4gK1NFTklORl9OVU0sCj4+ICt9 Owo+PiArCj4+ICtlbnVtIHsKPj4gK1JBV184QklUX0ZNVCAgICAgICAgPSAweDAsCj4+ICtSQVdf MTBCSVRfRk1UICAgICAgID0gMHgxLAo+PiArUkFXXzEyQklUX0ZNVCAgICAgICA9IDB4MiwKPj4g K1lVVjQyMl9GTVQgICAgICAgICAgPSAweDMsCj4+ICtSQVdfMTRCSVRfRk1UICAgICAgID0gMHg0 LAo+PiArUkdCNTY1X01JUElfRk1UICAgICA9IDB4NSwKPj4gK1JHQjg4OF9NSVBJX0ZNVCAgICAg PSAweDYsCj4+ICtKUEVHX0ZNVCAgICAgICAgICAgID0gMHg3Cj4+ICt9Owo+PiArCj4+ICsjZW5k aWYgLypfX1NFTklORl9EUlZfREVGX0hfXyAqLwo+PiBkaWZmIC0tZ2l0IGEvZHJpdmVycy9tZWRp YS9wbGF0Zm9ybS9tdGstaXNwL2lzcF81MC9zZW5pbmYvbXRrX3NlbmluZl9yZWcuaCBiL2RyaXZl cnMvbWVkaWEvcGxhdGZvcm0vbXRrLWlzcC9pc3BfNTAvc2VuaW5mL210a19zZW5pbmZfcmVnLmgK Pj4gbmV3IGZpbGUgbW9kZSAxMDA2NDQKPj4gaW5kZXggMDAwMDAwMDAwMDAwLi5mZmEyOGU1NjE0 M2YKPj4gLS0tIC9kZXYvbnVsbAo+PiArKysgYi9kcml2ZXJzL21lZGlhL3BsYXRmb3JtL210ay1p c3AvaXNwXzUwL3NlbmluZi9tdGtfc2VuaW5mX3JlZy5oCj4+IEBAIC0wLDAgKzEsNzc0NyBAQAo+ PiArLyogU1BEWC1MaWNlbnNlLUlkZW50aWZpZXI6IEdQTC0yLjAgKi8KPj4gKwo+PiArI2lmbmRl ZiBfX1NFTklORl9SRUdfSF9fCj4+ICsjZGVmaW5lIF9fU0VOSU5GX1JFR19IX18KPj4gKwo+PiAr I2RlZmluZSBNSVBJX1JYX0FOQTAwX0NTSTBBICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgMHgwMDAwCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMDBfQ1NJMEFfUkdfQ1NJMEFfQ1BI WV9FTl9TSElGVCAwCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMDBfQ1NJMEFfUkdfQ1NJMEFfQ1BI WV9FTl9NQVNLICgweDEgPDwgMCkKPiAKPiBZb3UgY2FuIHVzZSB0aGUgQklUKGIpIG1hY3JvLgo+ IFNhbWUgY29tbWVudCBmb3IgdGhlIG90aGVycyB2YWx1ZXMgYmVsb3cuCj4gCj4gSSB3b3VsZCBh bHNvIGFkZCBhIHByZWZpeCB0byBhbGwgdGhlc2UgbWFjcm9zIE1US19TRU5JTkZfCj4gCj4gSXQg d291bGQgYmUgbmljZSB0byBhbGlnbiB0aGUgdmFsdWVzIGluIHRoZSBzYW1lIHRhYnVsYXRpb24u Cj4gCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMDBfQ1NJMEFfUkdfQ1NJMEFfRVFfUFJPVEVDVF9F Tl9TSElGVCAxCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMDBfQ1NJMEFfUkdfQ1NJMEFfRVFfUFJP VEVDVF9FTl9NQVNLICgweDEgPDwgMSkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEwMF9DU0kwQV9S R19DU0kwQV9CR19MUEZfRU5fU0hJRlQgMgo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTAwX0NTSTBB X1JHX0NTSTBBX0JHX0xQRl9FTl9NQVNLICgweDEgPDwgMikKPj4gKyNkZWZpbmUgTUlQSV9SWF9B TkEwMF9DU0kwQV9SR19DU0kwQV9CR19DT1JFX0VOX1NISUZUIDMKPj4gKyNkZWZpbmUgTUlQSV9S WF9BTkEwMF9DU0kwQV9SR19DU0kwQV9CR19DT1JFX0VOX01BU0sgKDB4MSA8PCAzKQo+PiArI2Rl ZmluZSBNSVBJX1JYX0FOQTAwX0NTSTBBX1JHX0NTSTBBX0RQSFlfTDBfQ0tNT0RFX0VOX1NISUZU IDUKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEwMF9DU0kwQV9SR19DU0kwQV9EUEhZX0wwX0NLTU9E RV9FTl9NQVNLICgweDEgPDwgNSkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEwMF9DU0kwQV9SR19D U0kwQV9EUEhZX0wwX0NLU0VMX1NISUZUIDYKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEwMF9DU0kw QV9SR19DU0kwQV9EUEhZX0wwX0NLU0VMX01BU0sgKDB4MSA8PCA2KQo+PiArI2RlZmluZSBNSVBJ X1JYX0FOQTAwX0NTSTBBX1JHX0NTSTBBX0RQSFlfTDFfQ0tNT0RFX0VOX1NISUZUIDgKPj4gKyNk ZWZpbmUgTUlQSV9SWF9BTkEwMF9DU0kwQV9SR19DU0kwQV9EUEhZX0wxX0NLTU9ERV9FTl9NQVNL ICgweDEgPDwgOCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEwMF9DU0kwQV9SR19DU0kwQV9EUEhZ X0wxX0NLU0VMX1NISUZUIDkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEwMF9DU0kwQV9SR19DU0kw QV9EUEhZX0wxX0NLU0VMX01BU0sgKDB4MSA8PCA5KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTAw X0NTSTBBX1JHX0NTSTBBX0RQSFlfTDJfQ0tNT0RFX0VOX1NISUZUIDExCj4+ICsjZGVmaW5lIE1J UElfUlhfQU5BMDBfQ1NJMEFfUkdfQ1NJMEFfRFBIWV9MMl9DS01PREVfRU5fTUFTSyAoMHgxIDw8 IDExKQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTAwX0NTSTBBX1JHX0NTSTBBX0RQSFlfTDJfQ0tT RUxfU0hJRlQgMTIKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEwMF9DU0kwQV9SR19DU0kwQV9EUEhZ X0wyX0NLU0VMX01BU0sgKDB4MSA8PCAxMikKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEwNF9DU0kw QSAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MDAwNAo+PiArI2RlZmluZSBN SVBJX1JYX0FOQTA0X0NTSTBBX1JHX0NTSTBBX0JHX0xQUlhfVlRIX1NFTF9TSElGVCAwCj4+ICsj ZGVmaW5lIE1JUElfUlhfQU5BMDRfQ1NJMEFfUkdfQ1NJMEFfQkdfTFBSWF9WVEhfU0VMX01BU0sg KDB4NyA8PCAwKQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTA0X0NTSTBBX1JHX0NTSTBBX0JHX0xQ UlhfVlRMX1NFTF9TSElGVCA0Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMDRfQ1NJMEFfUkdfQ1NJ MEFfQkdfTFBSWF9WVExfU0VMX01BU0sgKDB4NyA8PCA0KQo+PiArI2RlZmluZSBNSVBJX1JYX0FO QTA0X0NTSTBBX1JHX0NTSTBBX0JHX0hTREVUX1ZUSF9TRUxfU0hJRlQgOAo+PiArI2RlZmluZSBN SVBJX1JYX0FOQTA0X0NTSTBBX1JHX0NTSTBBX0JHX0hTREVUX1ZUSF9TRUxfTUFTSyAoMHg3IDw8 IDgpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMDRfQ1NJMEFfUkdfQ1NJMEFfQkdfSFNERVRfVlRM X1NFTF9TSElGVCAxMgo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTA0X0NTSTBBX1JHX0NTSTBBX0JH X0hTREVUX1ZUTF9TRUxfTUFTSyAoMHg3IDw8IDEyKQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTA0 X0NTSTBBX1JHX0NTSTBBX0JHX1ZSRUZfU0VMX1NISUZUIDE2Cj4+ICsjZGVmaW5lIE1JUElfUlhf QU5BMDRfQ1NJMEFfUkdfQ1NJMEFfQkdfVlJFRl9TRUxfTUFTSyAoMHhmIDw8IDE2KQo+PiArI2Rl ZmluZSBNSVBJX1JYX0FOQTA0X0NTSTBBX1JHX0NTSTBBX0JHX01PTl9WUkVGX1NFTF9TSElGVCAy NAo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTA0X0NTSTBBX1JHX0NTSTBBX0JHX01PTl9WUkVGX1NF TF9NQVNLICgweGYgPDwgMjQpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMDRfQ1NJMEFfUkdfQ1NJ MEFfRk9SQ0VfSFNSVF9FTl9TSElGVCAyOAo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTA0X0NTSTBB X1JHX0NTSTBBX0ZPUkNFX0hTUlRfRU5fTUFTSyAoMHgxIDw8IDI4KQo+PiArI2RlZmluZSBNSVBJ X1JYX0FOQTA4X0NTSTBBICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgwMDA4 Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMDhfQ1NJMEFfUkdfQ1NJMEFfTDBQX1QwQV9IU1JUX0NP REVfU0hJRlQgMAo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTA4X0NTSTBBX1JHX0NTSTBBX0wwUF9U MEFfSFNSVF9DT0RFX01BU0sgKDB4MWYgPDwgMCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEwOF9D U0kwQV9SR19DU0kwQV9MME5fVDBCX0hTUlRfQ09ERV9TSElGVCA4Cj4+ICsjZGVmaW5lIE1JUElf UlhfQU5BMDhfQ1NJMEFfUkdfQ1NJMEFfTDBOX1QwQl9IU1JUX0NPREVfTUFTSyAoMHgxZiA8PCA4 KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTA4X0NTSTBBX1JHX0NTSTBBX0wxUF9UMENfSFNSVF9D T0RFX1NISUZUIDE2Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMDhfQ1NJMEFfUkdfQ1NJMEFfTDFQ X1QwQ19IU1JUX0NPREVfTUFTSyAoMHgxZiA8PCAxNikKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEw OF9DU0kwQV9SR19DU0kwQV9MMU5fVDFBX0hTUlRfQ09ERV9TSElGVCAyNAo+PiArI2RlZmluZSBN SVBJX1JYX0FOQTA4X0NTSTBBX1JHX0NTSTBBX0wxTl9UMUFfSFNSVF9DT0RFX01BU0sgKDB4MWYg PDwgMjQpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMENfQ1NJMEEgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAweDAwMEMKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEwQ19DU0kwQV9S R19DU0kwQV9MMlBfVDFCX0hTUlRfQ09ERV9TSElGVCAwCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5B MENfQ1NJMEFfUkdfQ1NJMEFfTDJQX1QxQl9IU1JUX0NPREVfTUFTSyAoMHgxZiA8PCAwKQo+PiAr I2RlZmluZSBNSVBJX1JYX0FOQTBDX0NTSTBBX1JHX0NTSTBBX0wyTl9UMUNfSFNSVF9DT0RFX1NI SUZUIDgKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEwQ19DU0kwQV9SR19DU0kwQV9MMk5fVDFDX0hT UlRfQ09ERV9NQVNLICgweDFmIDw8IDgpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMTBfQ1NJMEEg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDAwMTAKPj4gKyNkZWZpbmUgTUlQ SV9SWF9BTkExMF9DU0kwQV9SR19DU0kwQV9EUEhZX0wwX0RFTEFZQ0FMX0VOX1NISUZUIDAKPj4g KyNkZWZpbmUgTUlQSV9SWF9BTkExMF9DU0kwQV9SR19DU0kwQV9EUEhZX0wwX0RFTEFZQ0FMX0VO X01BU0sgKDB4MSA8PCAwKQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTEwX0NTSTBBX1JHX0NTSTBB X0RQSFlfTDBfREVMQVlDQUxfUlNUQl9TSElGVCAxCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMTBf Q1NJMEFfUkdfQ1NJMEFfRFBIWV9MMF9ERUxBWUNBTF9SU1RCX01BU0sgKDB4MSA8PCAxKQo+PiAr I2RlZmluZSBNSVBJX1JYX0FOQTEwX0NTSTBBX1JHX0NTSTBBX0RQSFlfTDBfVlJFRl9TRUxfU0hJ RlQgMgo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTEwX0NTSTBBX1JHX0NTSTBBX0RQSFlfTDBfVlJF Rl9TRUxfTUFTSyAoMHgzZiA8PCAyKQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTEwX0NTSTBBX1JH X0NTSTBBX0RQSFlfTDFfREVMQVlDQUxfRU5fU0hJRlQgOAo+PiArI2RlZmluZSBNSVBJX1JYX0FO QTEwX0NTSTBBX1JHX0NTSTBBX0RQSFlfTDFfREVMQVlDQUxfRU5fTUFTSyAoMHgxIDw8IDgpCj4+ ICsjZGVmaW5lIE1JUElfUlhfQU5BMTBfQ1NJMEFfUkdfQ1NJMEFfRFBIWV9MMV9ERUxBWUNBTF9S U1RCX1NISUZUIDkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExMF9DU0kwQV9SR19DU0kwQV9EUEhZ X0wxX0RFTEFZQ0FMX1JTVEJfTUFTSyAoMHgxIDw8IDkpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5B MTBfQ1NJMEFfUkdfQ1NJMEFfRFBIWV9MMV9WUkVGX1NFTF9TSElGVCAxMAo+PiArI2RlZmluZSBN SVBJX1JYX0FOQTEwX0NTSTBBX1JHX0NTSTBBX0RQSFlfTDFfVlJFRl9TRUxfTUFTSyAoMHgzZiA8 PCAxMCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExMF9DU0kwQV9SR19DU0kwQV9EUEhZX0wyX0RF TEFZQ0FMX0VOX1NISUZUIDE2Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMTBfQ1NJMEFfUkdfQ1NJ MEFfRFBIWV9MMl9ERUxBWUNBTF9FTl9NQVNLICgweDEgPDwgMTYpCj4+ICsjZGVmaW5lIE1JUElf UlhfQU5BMTBfQ1NJMEFfUkdfQ1NJMEFfRFBIWV9MMl9ERUxBWUNBTF9SU1RCX1NISUZUIDE3Cj4+ ICsjZGVmaW5lIE1JUElfUlhfQU5BMTBfQ1NJMEFfUkdfQ1NJMEFfRFBIWV9MMl9ERUxBWUNBTF9S U1RCX01BU0sgKDB4MSA8PCAxNykKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExMF9DU0kwQV9SR19D U0kwQV9EUEhZX0wyX1ZSRUZfU0VMX1NISUZUIDE4Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMTBf Q1NJMEFfUkdfQ1NJMEFfRFBIWV9MMl9WUkVGX1NFTF9NQVNLICgweDNmIDw8IDE4KQo+PiArI2Rl ZmluZSBNSVBJX1JYX0FOQTEwX0NTSTBBX1JHX0NTSTBBX0NQSFlfVDBfQ0RSX0RFTEFZQ0FMX0VO X1NISUZUIDI0Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMTBfQ1NJMEFfUkdfQ1NJMEFfQ1BIWV9U MF9DRFJfREVMQVlDQUxfRU5fTUFTSyAoMHgxIDw8IDI0KQo+PiArI2RlZmluZSBNSVBJX1JYX0FO QTEwX0NTSTBBX1JHX0NTSTBBX0NQSFlfVDBfQ0RSX0RFTEFZQ0FMX1JTVEJfU0hJRlQgMjUKPj4g KyNkZWZpbmUgTUlQSV9SWF9BTkExMF9DU0kwQV9SR19DU0kwQV9DUEhZX1QwX0NEUl9ERUxBWUNB TF9SU1RCX01BU0sgKDB4MSA8PCAyNSkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExMF9DU0kwQV9S R19DU0kwQV9DUEhZX1QwX1ZSRUZfU0VMX1NISUZUIDI2Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5B MTBfQ1NJMEFfUkdfQ1NJMEFfQ1BIWV9UMF9WUkVGX1NFTF9NQVNLICgweDNmIDw8IDI2KQo+PiAr I2RlZmluZSBNSVBJX1JYX0FOQTE0X0NTSTBBICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgMHgwMDE0Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMTRfQ1NJMEFfUkdfQ1NJMEFfQ1BI WV9UMV9DRFJfREVMQVlDQUxfRU5fU0hJRlQgMAo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTE0X0NT STBBX1JHX0NTSTBBX0NQSFlfVDFfQ0RSX0RFTEFZQ0FMX0VOX01BU0sgKDB4MSA8PCAwKQo+PiAr I2RlZmluZSBNSVBJX1JYX0FOQTE0X0NTSTBBX1JHX0NTSTBBX0NQSFlfVDFfQ0RSX0RFTEFZQ0FM X1JTVEJfU0hJRlQgMQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTE0X0NTSTBBX1JHX0NTSTBBX0NQ SFlfVDFfQ0RSX0RFTEFZQ0FMX1JTVEJfTUFTSyAoMHgxIDw8IDEpCj4+ICsjZGVmaW5lIE1JUElf UlhfQU5BMTRfQ1NJMEFfUkdfQ1NJMEFfQ1BIWV9UMV9WUkVGX1NFTF9TSElGVCAyCj4+ICsjZGVm aW5lIE1JUElfUlhfQU5BMTRfQ1NJMEFfUkdfQ1NJMEFfQ1BIWV9UMV9WUkVGX1NFTF9NQVNLICgw eDNmIDw8IDIpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMThfQ1NJMEEgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAweDAwMTgKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExOF9DU0kw QV9SR19DU0kwQV9MMF9UMEFCX0VRX09TX0NBTF9FTl9TSElGVCAwCj4+ICsjZGVmaW5lIE1JUElf UlhfQU5BMThfQ1NJMEFfUkdfQ1NJMEFfTDBfVDBBQl9FUV9PU19DQUxfRU5fTUFTSyAoMHgxIDw8 IDApCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMThfQ1NJMEFfUkdfQ1NJMEFfTDBfVDBBQl9FUV9N T05fRU5fU0hJRlQgMQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTE4X0NTSTBBX1JHX0NTSTBBX0ww X1QwQUJfRVFfTU9OX0VOX01BU0sgKDB4MSA8PCAxKQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTE4 X0NTSTBBX1JHX0NTSTBBX0wwX1QwQUJfRVFfU0NBX1NISUZUIDIKPj4gKyNkZWZpbmUgTUlQSV9S WF9BTkExOF9DU0kwQV9SR19DU0kwQV9MMF9UMEFCX0VRX1NDQV9NQVNLICgweDEgPDwgMikKPj4g KyNkZWZpbmUgTUlQSV9SWF9BTkExOF9DU0kwQV9SR19DU0kwQV9MMF9UMEFCX0VRX1NDQl9TSElG VCAzCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMThfQ1NJMEFfUkdfQ1NJMEFfTDBfVDBBQl9FUV9T Q0JfTUFTSyAoMHgxIDw8IDMpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMThfQ1NJMEFfUkdfQ1NJ MEFfTDBfVDBBQl9FUV9JU19TSElGVCA0Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMThfQ1NJMEFf UkdfQ1NJMEFfTDBfVDBBQl9FUV9JU19NQVNLICgweDMgPDwgNCkKPj4gKyNkZWZpbmUgTUlQSV9S WF9BTkExOF9DU0kwQV9SR19DU0kwQV9MMF9UMEFCX0VRX0JXX1NISUZUIDYKPj4gKyNkZWZpbmUg TUlQSV9SWF9BTkExOF9DU0kwQV9SR19DU0kwQV9MMF9UMEFCX0VRX0JXX01BU0sgKDB4MyA8PCA2 KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTE4X0NTSTBBX1JHX0NTSTBBX0wwX1QwQUJfRVFfU1JB X1NISUZUIDgKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExOF9DU0kwQV9SR19DU0kwQV9MMF9UMEFC X0VRX1NSQV9NQVNLICgweGYgPDwgOCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExOF9DU0kwQV9S R19DU0kwQV9MMF9UMEFCX0VRX1NSQl9TSElGVCAxMgo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTE4 X0NTSTBBX1JHX0NTSTBBX0wwX1QwQUJfRVFfU1JCX01BU0sgKDB4ZiA8PCAxMikKPj4gKyNkZWZp bmUgTUlQSV9SWF9BTkExOF9DU0kwQV9SR19DU0kwQV9YWF9UMENBX0VRX09TX0NBTF9FTl9TSElG VCAxNgo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTE4X0NTSTBBX1JHX0NTSTBBX1hYX1QwQ0FfRVFf T1NfQ0FMX0VOX01BU0sgKDB4MSA8PCAxNikKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExOF9DU0kw QV9SR19DU0kwQV9YWF9UMENBX0VRX01PTl9FTl9TSElGVCAxNwo+PiArI2RlZmluZSBNSVBJX1JY X0FOQTE4X0NTSTBBX1JHX0NTSTBBX1hYX1QwQ0FfRVFfTU9OX0VOX01BU0sgKDB4MSA8PCAxNykK Pj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExOF9DU0kwQV9SR19DU0kwQV9YWF9UMENBX0VRX1NDQV9T SElGVCAxOAo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTE4X0NTSTBBX1JHX0NTSTBBX1hYX1QwQ0Ff RVFfU0NBX01BU0sgKDB4MSA8PCAxOCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExOF9DU0kwQV9S R19DU0kwQV9YWF9UMENBX0VRX1NDQl9TSElGVCAxOQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTE4 X0NTSTBBX1JHX0NTSTBBX1hYX1QwQ0FfRVFfU0NCX01BU0sgKDB4MSA8PCAxOSkKPj4gKyNkZWZp bmUgTUlQSV9SWF9BTkExOF9DU0kwQV9SR19DU0kwQV9YWF9UMENBX0VRX0lTX1NISUZUIDIwCj4+ ICsjZGVmaW5lIE1JUElfUlhfQU5BMThfQ1NJMEFfUkdfQ1NJMEFfWFhfVDBDQV9FUV9JU19NQVNL ICgweDMgPDwgMjApCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMThfQ1NJMEFfUkdfQ1NJMEFfWFhf VDBDQV9FUV9CV19TSElGVCAyMgo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTE4X0NTSTBBX1JHX0NT STBBX1hYX1QwQ0FfRVFfQldfTUFTSyAoMHgzIDw8IDIyKQo+PiArI2RlZmluZSBNSVBJX1JYX0FO QTE4X0NTSTBBX1JHX0NTSTBBX1hYX1QwQ0FfRVFfU1JBX1NISUZUIDI0Cj4+ICsjZGVmaW5lIE1J UElfUlhfQU5BMThfQ1NJMEFfUkdfQ1NJMEFfWFhfVDBDQV9FUV9TUkFfTUFTSyAoMHhmIDw8IDI0 KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTE4X0NTSTBBX1JHX0NTSTBBX1hYX1QwQ0FfRVFfU1JC X1NISUZUIDI4Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMThfQ1NJMEFfUkdfQ1NJMEFfWFhfVDBD QV9FUV9TUkJfTUFTSyAoMHhmIDw8IDI4KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTFDX0NTSTBB ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgwMDFDCj4+ICsjZGVmaW5lIE1J UElfUlhfQU5BMUNfQ1NJMEFfUkdfQ1NJMEFfWFhfVDBCQ19FUV9PU19DQUxfRU5fU0hJRlQgMAo+ PiArI2RlZmluZSBNSVBJX1JYX0FOQTFDX0NTSTBBX1JHX0NTSTBBX1hYX1QwQkNfRVFfT1NfQ0FM X0VOX01BU0sgKDB4MSA8PCAwKQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTFDX0NTSTBBX1JHX0NT STBBX1hYX1QwQkNfRVFfTU9OX0VOX1NISUZUIDEKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExQ19D U0kwQV9SR19DU0kwQV9YWF9UMEJDX0VRX01PTl9FTl9NQVNLICgweDEgPDwgMSkKPj4gKyNkZWZp bmUgTUlQSV9SWF9BTkExQ19DU0kwQV9SR19DU0kwQV9YWF9UMEJDX0VRX1NDQV9TSElGVCAyCj4+ ICsjZGVmaW5lIE1JUElfUlhfQU5BMUNfQ1NJMEFfUkdfQ1NJMEFfWFhfVDBCQ19FUV9TQ0FfTUFT SyAoMHgxIDw8IDIpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMUNfQ1NJMEFfUkdfQ1NJMEFfWFhf VDBCQ19FUV9TQ0JfU0hJRlQgMwo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTFDX0NTSTBBX1JHX0NT STBBX1hYX1QwQkNfRVFfU0NCX01BU0sgKDB4MSA8PCAzKQo+PiArI2RlZmluZSBNSVBJX1JYX0FO QTFDX0NTSTBBX1JHX0NTSTBBX1hYX1QwQkNfRVFfSVNfU0hJRlQgNAo+PiArI2RlZmluZSBNSVBJ X1JYX0FOQTFDX0NTSTBBX1JHX0NTSTBBX1hYX1QwQkNfRVFfSVNfTUFTSyAoMHgzIDw8IDQpCj4+ ICsjZGVmaW5lIE1JUElfUlhfQU5BMUNfQ1NJMEFfUkdfQ1NJMEFfWFhfVDBCQ19FUV9CV19TSElG VCA2Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMUNfQ1NJMEFfUkdfQ1NJMEFfWFhfVDBCQ19FUV9C V19NQVNLICgweDMgPDwgNikKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExQ19DU0kwQV9SR19DU0kw QV9YWF9UMEJDX0VRX1NSQV9TSElGVCA4Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMUNfQ1NJMEFf UkdfQ1NJMEFfWFhfVDBCQ19FUV9TUkFfTUFTSyAoMHhmIDw8IDgpCj4+ICsjZGVmaW5lIE1JUElf UlhfQU5BMUNfQ1NJMEFfUkdfQ1NJMEFfWFhfVDBCQ19FUV9TUkJfU0hJRlQgMTIKPj4gKyNkZWZp bmUgTUlQSV9SWF9BTkExQ19DU0kwQV9SR19DU0kwQV9YWF9UMEJDX0VRX1NSQl9NQVNLICgweGYg PDwgMTIpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMUNfQ1NJMEFfUkdfQ1NJMEFfTDFfVDFBQl9F UV9PU19DQUxfRU5fU0hJRlQgMTYKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExQ19DU0kwQV9SR19D U0kwQV9MMV9UMUFCX0VRX09TX0NBTF9FTl9NQVNLICgweDEgPDwgMTYpCj4+ICsjZGVmaW5lIE1J UElfUlhfQU5BMUNfQ1NJMEFfUkdfQ1NJMEFfTDFfVDFBQl9FUV9NT05fRU5fU0hJRlQgMTcKPj4g KyNkZWZpbmUgTUlQSV9SWF9BTkExQ19DU0kwQV9SR19DU0kwQV9MMV9UMUFCX0VRX01PTl9FTl9N QVNLICgweDEgPDwgMTcpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMUNfQ1NJMEFfUkdfQ1NJMEFf TDFfVDFBQl9FUV9TQ0FfU0hJRlQgMTgKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExQ19DU0kwQV9S R19DU0kwQV9MMV9UMUFCX0VRX1NDQV9NQVNLICgweDEgPDwgMTgpCj4+ICsjZGVmaW5lIE1JUElf UlhfQU5BMUNfQ1NJMEFfUkdfQ1NJMEFfTDFfVDFBQl9FUV9TQ0JfU0hJRlQgMTkKPj4gKyNkZWZp bmUgTUlQSV9SWF9BTkExQ19DU0kwQV9SR19DU0kwQV9MMV9UMUFCX0VRX1NDQl9NQVNLICgweDEg PDwgMTkpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMUNfQ1NJMEFfUkdfQ1NJMEFfTDFfVDFBQl9F UV9JU19TSElGVCAyMAo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTFDX0NTSTBBX1JHX0NTSTBBX0wx X1QxQUJfRVFfSVNfTUFTSyAoMHgzIDw8IDIwKQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTFDX0NT STBBX1JHX0NTSTBBX0wxX1QxQUJfRVFfQldfU0hJRlQgMjIKPj4gKyNkZWZpbmUgTUlQSV9SWF9B TkExQ19DU0kwQV9SR19DU0kwQV9MMV9UMUFCX0VRX0JXX01BU0sgKDB4MyA8PCAyMikKPj4gKyNk ZWZpbmUgTUlQSV9SWF9BTkExQ19DU0kwQV9SR19DU0kwQV9MMV9UMUFCX0VRX1NSQV9TSElGVCAy NAo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTFDX0NTSTBBX1JHX0NTSTBBX0wxX1QxQUJfRVFfU1JB X01BU0sgKDB4ZiA8PCAyNCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExQ19DU0kwQV9SR19DU0kw QV9MMV9UMUFCX0VRX1NSQl9TSElGVCAyOAo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTFDX0NTSTBB X1JHX0NTSTBBX0wxX1QxQUJfRVFfU1JCX01BU0sgKDB4ZiA8PCAyOCkKPj4gKyNkZWZpbmUgTUlQ SV9SWF9BTkEyMF9DU0kwQSAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MDAy MAo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTIwX0NTSTBBX1JHX0NTSTBBX1hYX1QxQ0FfRVFfT1Nf Q0FMX0VOX1NISUZUIDAKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEyMF9DU0kwQV9SR19DU0kwQV9Y WF9UMUNBX0VRX09TX0NBTF9FTl9NQVNLICgweDEgPDwgMCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9B TkEyMF9DU0kwQV9SR19DU0kwQV9YWF9UMUNBX0VRX01PTl9FTl9TSElGVCAxCj4+ICsjZGVmaW5l IE1JUElfUlhfQU5BMjBfQ1NJMEFfUkdfQ1NJMEFfWFhfVDFDQV9FUV9NT05fRU5fTUFTSyAoMHgx IDw8IDEpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMjBfQ1NJMEFfUkdfQ1NJMEFfWFhfVDFDQV9F UV9TQ0FfU0hJRlQgMgo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTIwX0NTSTBBX1JHX0NTSTBBX1hY X1QxQ0FfRVFfU0NBX01BU0sgKDB4MSA8PCAyKQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTIwX0NT STBBX1JHX0NTSTBBX1hYX1QxQ0FfRVFfU0NCX1NISUZUIDMKPj4gKyNkZWZpbmUgTUlQSV9SWF9B TkEyMF9DU0kwQV9SR19DU0kwQV9YWF9UMUNBX0VRX1NDQl9NQVNLICgweDEgPDwgMykKPj4gKyNk ZWZpbmUgTUlQSV9SWF9BTkEyMF9DU0kwQV9SR19DU0kwQV9YWF9UMUNBX0VRX0lTX1NISUZUIDQK Pj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEyMF9DU0kwQV9SR19DU0kwQV9YWF9UMUNBX0VRX0lTX01B U0sgKDB4MyA8PCA0KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTIwX0NTSTBBX1JHX0NTSTBBX1hY X1QxQ0FfRVFfQldfU0hJRlQgNgo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTIwX0NTSTBBX1JHX0NT STBBX1hYX1QxQ0FfRVFfQldfTUFTSyAoMHgzIDw8IDYpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5B MjBfQ1NJMEFfUkdfQ1NJMEFfWFhfVDFDQV9FUV9TUkFfU0hJRlQgOAo+PiArI2RlZmluZSBNSVBJ X1JYX0FOQTIwX0NTSTBBX1JHX0NTSTBBX1hYX1QxQ0FfRVFfU1JBX01BU0sgKDB4ZiA8PCA4KQo+ PiArI2RlZmluZSBNSVBJX1JYX0FOQTIwX0NTSTBBX1JHX0NTSTBBX1hYX1QxQ0FfRVFfU1JCX1NI SUZUIDEyCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMjBfQ1NJMEFfUkdfQ1NJMEFfWFhfVDFDQV9F UV9TUkJfTUFTSyAoMHhmIDw8IDEyKQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTIwX0NTSTBBX1JH X0NTSTBBX0wyX1QxQkNfRVFfT1NfQ0FMX0VOX1NISUZUIDE2Cj4+ICsjZGVmaW5lIE1JUElfUlhf QU5BMjBfQ1NJMEFfUkdfQ1NJMEFfTDJfVDFCQ19FUV9PU19DQUxfRU5fTUFTSyAoMHgxIDw8IDE2 KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTIwX0NTSTBBX1JHX0NTSTBBX0wyX1QxQkNfRVFfTU9O X0VOX1NISUZUIDE3Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMjBfQ1NJMEFfUkdfQ1NJMEFfTDJf VDFCQ19FUV9NT05fRU5fTUFTSyAoMHgxIDw8IDE3KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTIw X0NTSTBBX1JHX0NTSTBBX0wyX1QxQkNfRVFfU0NBX1NISUZUIDE4Cj4+ICsjZGVmaW5lIE1JUElf UlhfQU5BMjBfQ1NJMEFfUkdfQ1NJMEFfTDJfVDFCQ19FUV9TQ0FfTUFTSyAoMHgxIDw8IDE4KQo+ PiArI2RlZmluZSBNSVBJX1JYX0FOQTIwX0NTSTBBX1JHX0NTSTBBX0wyX1QxQkNfRVFfU0NCX1NI SUZUIDE5Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMjBfQ1NJMEFfUkdfQ1NJMEFfTDJfVDFCQ19F UV9TQ0JfTUFTSyAoMHgxIDw8IDE5KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTIwX0NTSTBBX1JH X0NTSTBBX0wyX1QxQkNfRVFfSVNfU0hJRlQgMjAKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEyMF9D U0kwQV9SR19DU0kwQV9MMl9UMUJDX0VRX0lTX01BU0sgKDB4MyA8PCAyMCkKPj4gKyNkZWZpbmUg TUlQSV9SWF9BTkEyMF9DU0kwQV9SR19DU0kwQV9MMl9UMUJDX0VRX0JXX1NISUZUIDIyCj4+ICsj ZGVmaW5lIE1JUElfUlhfQU5BMjBfQ1NJMEFfUkdfQ1NJMEFfTDJfVDFCQ19FUV9CV19NQVNLICgw eDMgPDwgMjIpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMjBfQ1NJMEFfUkdfQ1NJMEFfTDJfVDFC Q19FUV9TUkFfU0hJRlQgMjQKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEyMF9DU0kwQV9SR19DU0kw QV9MMl9UMUJDX0VRX1NSQV9NQVNLICgweGYgPDwgMjQpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5B MjBfQ1NJMEFfUkdfQ1NJMEFfTDJfVDFCQ19FUV9TUkJfU0hJRlQgMjgKPj4gKyNkZWZpbmUgTUlQ SV9SWF9BTkEyMF9DU0kwQV9SR19DU0kwQV9MMl9UMUJDX0VRX1NSQl9NQVNLICgweGYgPDwgMjgp Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMjRfQ1NJMEEgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAweDAwMjQKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEyNF9DU0kwQV9SR19DU0kw QV9SRVNFUlZFX1NISUZUIDI0Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMjRfQ1NJMEFfUkdfQ1NJ MEFfUkVTRVJWRV9NQVNLICgweGZmIDw8IDI0KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTI4X0NT STBBICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgwMDI4Cj4+ICsjZGVmaW5l IE1JUElfUlhfQU5BMjhfQ1NJMEFfUkdfQ1NJMEFfQ1BIWV9UMF9DRFJfRElSRUNUX0VOX1NISUZU IDAKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEyOF9DU0kwQV9SR19DU0kwQV9DUEhZX1QwX0NEUl9E SVJFQ1RfRU5fTUFTSyAoMHgxIDw8IDApCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMjhfQ1NJMEFf UkdfQ1NJMEFfQ1BIWV9UMF9DRFJfQVVUT0xPQURfRU5fU0hJRlQgMQo+PiArI2RlZmluZSBNSVBJ X1JYX0FOQTI4X0NTSTBBX1JHX0NTSTBBX0NQSFlfVDBfQ0RSX0FVVE9MT0FEX0VOX01BU0sgKDB4 MSA8PCAxKQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTI4X0NTSTBBX1JHX0NTSTBBX0NQSFlfVDBf Q0RSX0xQRl9DVFJMX1NISUZUIDIKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEyOF9DU0kwQV9SR19D U0kwQV9DUEhZX1QwX0NEUl9MUEZfQ1RSTF9NQVNLICgweDMgPDwgMikKPj4gKyNkZWZpbmUgTUlQ SV9SWF9BTkEyOF9DU0kwQV9SR19DU0kwQV9DUEhZX1QwX0NEUl9BQl9XSURUSF9TSElGVCA0Cj4+ ICsjZGVmaW5lIE1JUElfUlhfQU5BMjhfQ1NJMEFfUkdfQ1NJMEFfQ1BIWV9UMF9DRFJfQUJfV0lE VEhfTUFTSyAoMHhmIDw8IDQpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMjhfQ1NJMEFfUkdfQ1NJ MEFfQ1BIWV9UMF9DRFJfQkNfV0lEVEhfU0hJRlQgOAo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTI4 X0NTSTBBX1JHX0NTSTBBX0NQSFlfVDBfQ0RSX0JDX1dJRFRIX01BU0sgKDB4ZiA8PCA4KQo+PiAr I2RlZmluZSBNSVBJX1JYX0FOQTI4X0NTSTBBX1JHX0NTSTBBX0NQSFlfVDBfQ0RSX0NBX1dJRFRI X1NISUZUIDEyCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMjhfQ1NJMEFfUkdfQ1NJMEFfQ1BIWV9U MF9DRFJfQ0FfV0lEVEhfTUFTSyAoMHhmIDw8IDEyKQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTI4 X0NTSTBBX1JHX0NTSTBBX0NQSFlfVDBfQ0RSX0NLX0RFTEFZX1NISUZUIDE2Cj4+ICsjZGVmaW5l IE1JUElfUlhfQU5BMjhfQ1NJMEFfUkdfQ1NJMEFfQ1BIWV9UMF9DRFJfQ0tfREVMQVlfTUFTSyAo MHhmIDw8IDE2KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTI4X0NTSTBBX1JHX0NTSTBBX0NQSFlf VDBfSFNERVRfU0VMX1NISUZUIDIwCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMjhfQ1NJMEFfUkdf Q1NJMEFfQ1BIWV9UMF9IU0RFVF9TRUxfTUFTSyAoMHgzIDw8IDIwKQo+PiArI2RlZmluZSBNSVBJ X1JYX0FOQTI4X0NTSTBBX1JHX0NTSTBBX0NQSFlfVDBfQ0RSX01BTlVBTF9FTl9TSElGVCAyNAo+ PiArI2RlZmluZSBNSVBJX1JYX0FOQTI4X0NTSTBBX1JHX0NTSTBBX0NQSFlfVDBfQ0RSX01BTlVB TF9FTl9NQVNLICgweDEgPDwgMjQpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMkNfQ1NJMEEgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDAwMkMKPj4gKyNkZWZpbmUgTUlQSV9S WF9BTkEyQ19DU0kwQV9SR19DU0kwQV9DUEhZX1QwX0NEUl9JTklUX0NPREVfU0hJRlQgMAo+PiAr I2RlZmluZSBNSVBJX1JYX0FOQTJDX0NTSTBBX1JHX0NTSTBBX0NQSFlfVDBfQ0RSX0lOSVRfQ09E RV9NQVNLICgweDFmIDw8IDApCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMkNfQ1NJMEFfUkdfQ1NJ MEFfQ1BIWV9UMF9DRFJfRUFSTFlfQ09ERV9TSElGVCA4Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5B MkNfQ1NJMEFfUkdfQ1NJMEFfQ1BIWV9UMF9DRFJfRUFSTFlfQ09ERV9NQVNLICgweDFmIDw8IDgp Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMkNfQ1NJMEFfUkdfQ1NJMEFfQ1BIWV9UMF9DRFJfTEFU RV9DT0RFX1NISUZUIDE2Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMkNfQ1NJMEFfUkdfQ1NJMEFf Q1BIWV9UMF9DRFJfTEFURV9DT0RFX01BU0sgKDB4MWYgPDwgMTYpCj4+ICsjZGVmaW5lIE1JUElf UlhfQU5BMzRfQ1NJMEEgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDAwMzQK Pj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEzNF9DU0kwQV9SR19DU0kwQV9DUEhZX1QxX0NEUl9ESVJF Q1RfRU5fU0hJRlQgMAo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTM0X0NTSTBBX1JHX0NTSTBBX0NQ SFlfVDFfQ0RSX0RJUkVDVF9FTl9NQVNLICgweDEgPDwgMCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9B TkEzNF9DU0kwQV9SR19DU0kwQV9DUEhZX1QxX0NEUl9BVVRPTE9BRF9FTl9TSElGVCAxCj4+ICsj ZGVmaW5lIE1JUElfUlhfQU5BMzRfQ1NJMEFfUkdfQ1NJMEFfQ1BIWV9UMV9DRFJfQVVUT0xPQURf RU5fTUFTSyAoMHgxIDw8IDEpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMzRfQ1NJMEFfUkdfQ1NJ MEFfQ1BIWV9UMV9DRFJfTFBGX0NUUkxfU0hJRlQgMgo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTM0 X0NTSTBBX1JHX0NTSTBBX0NQSFlfVDFfQ0RSX0xQRl9DVFJMX01BU0sgKDB4MyA8PCAyKQo+PiAr I2RlZmluZSBNSVBJX1JYX0FOQTM0X0NTSTBBX1JHX0NTSTBBX0NQSFlfVDFfQ0RSX0FCX1dJRFRI X1NISUZUIDQKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEzNF9DU0kwQV9SR19DU0kwQV9DUEhZX1Qx X0NEUl9BQl9XSURUSF9NQVNLICgweGYgPDwgNCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEzNF9D U0kwQV9SR19DU0kwQV9DUEhZX1QxX0NEUl9CQ19XSURUSF9TSElGVCA4Cj4+ICsjZGVmaW5lIE1J UElfUlhfQU5BMzRfQ1NJMEFfUkdfQ1NJMEFfQ1BIWV9UMV9DRFJfQkNfV0lEVEhfTUFTSyAoMHhm IDw8IDgpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMzRfQ1NJMEFfUkdfQ1NJMEFfQ1BIWV9UMV9D RFJfQ0FfV0lEVEhfU0hJRlQgMTIKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEzNF9DU0kwQV9SR19D U0kwQV9DUEhZX1QxX0NEUl9DQV9XSURUSF9NQVNLICgweGYgPDwgMTIpCj4+ICsjZGVmaW5lIE1J UElfUlhfQU5BMzRfQ1NJMEFfUkdfQ1NJMEFfQ1BIWV9UMV9DRFJfQ0tfREVMQVlfU0hJRlQgMTYK Pj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEzNF9DU0kwQV9SR19DU0kwQV9DUEhZX1QxX0NEUl9DS19E RUxBWV9NQVNLICgweGYgPDwgMTYpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMzRfQ1NJMEFfUkdf Q1NJMEFfQ1BIWV9UMV9IU0RFVF9TRUxfU0hJRlQgMjAKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEz NF9DU0kwQV9SR19DU0kwQV9DUEhZX1QxX0hTREVUX1NFTF9NQVNLICgweDMgPDwgMjApCj4+ICsj ZGVmaW5lIE1JUElfUlhfQU5BMzRfQ1NJMEFfUkdfQ1NJMEFfQ1BIWV9UMV9DRFJfTUFOVUFMX0VO X1NISUZUIDI0Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMzRfQ1NJMEFfUkdfQ1NJMEFfQ1BIWV9U MV9DRFJfTUFOVUFMX0VOX01BU0sgKDB4MSA8PCAyNCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEz OF9DU0kwQSAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MDAzOAo+PiArI2Rl ZmluZSBNSVBJX1JYX0FOQTM4X0NTSTBBX1JHX0NTSTBBX0NQSFlfVDFfQ0RSX0lOSVRfQ09ERV9T SElGVCAwCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMzhfQ1NJMEFfUkdfQ1NJMEFfQ1BIWV9UMV9D RFJfSU5JVF9DT0RFX01BU0sgKDB4MWYgPDwgMCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEzOF9D U0kwQV9SR19DU0kwQV9DUEhZX1QxX0NEUl9FQVJMWV9DT0RFX1NISUZUIDgKPj4gKyNkZWZpbmUg TUlQSV9SWF9BTkEzOF9DU0kwQV9SR19DU0kwQV9DUEhZX1QxX0NEUl9FQVJMWV9DT0RFX01BU0sg KDB4MWYgPDwgOCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEzOF9DU0kwQV9SR19DU0kwQV9DUEhZ X1QxX0NEUl9MQVRFX0NPREVfU0hJRlQgMTYKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEzOF9DU0kw QV9SR19DU0kwQV9DUEhZX1QxX0NEUl9MQVRFX0NPREVfTUFTSyAoMHgxZiA8PCAxNikKPj4gKyNk ZWZpbmUgTUlQSV9SWF9BTkE0MF9DU0kwQSAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgIDB4MDA0MAo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTQwX0NTSTBBX1JHX0NTSTBBX0NQSFlf Rk1DS19TRUxfU0hJRlQgMAo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTQwX0NTSTBBX1JHX0NTSTBB X0NQSFlfRk1DS19TRUxfTUFTSyAoMHgzIDw8IDApCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BNDBf Q1NJMEFfUkdfQ1NJMEFfQVNZTkNfT1BUSU9OX1NISUZUIDQKPj4gKyNkZWZpbmUgTUlQSV9SWF9B TkE0MF9DU0kwQV9SR19DU0kwQV9BU1lOQ19PUFRJT05fTUFTSyAoMHhmIDw8IDQpCj4+ICsjZGVm aW5lIE1JUElfUlhfQU5BNDBfQ1NJMEFfUkdfQ1NJMEFfQ1BIWV9TUEFSRV9TSElGVCAxNgo+PiAr I2RlZmluZSBNSVBJX1JYX0FOQTQwX0NTSTBBX1JHX0NTSTBBX0NQSFlfU1BBUkVfTUFTSyAoMHhm ZmZmIDw8IDE2KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTQ4X0NTSTBBICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgMHgwMDQ4Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BNDhfQ1NJ MEFfUkdTX0NTSTBBX0NEUEhZX0wwX1QwQUJfT1NfQ0FMX0NQTFRfU0hJRlQgMAo+PiArI2RlZmlu ZSBNSVBJX1JYX0FOQTQ4X0NTSTBBX1JHU19DU0kwQV9DRFBIWV9MMF9UMEFCX09TX0NBTF9DUExU X01BU0sgKDB4MSA8PCAwKQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTQ4X0NTSTBBX1JHU19DU0kw QV9DUEhZX1QwQ0FfT1NfQ0FMX0NQTFRfU0hJRlQgMQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTQ4 X0NTSTBBX1JHU19DU0kwQV9DUEhZX1QwQ0FfT1NfQ0FMX0NQTFRfTUFTSyAoMHgxIDw8IDEpCj4+ ICsjZGVmaW5lIE1JUElfUlhfQU5BNDhfQ1NJMEFfUkdTX0NTSTBBX0NQSFlfVDBCQ19PU19DQUxf Q1BMVF9TSElGVCAyCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BNDhfQ1NJMEFfUkdTX0NTSTBBX0NQ SFlfVDBCQ19PU19DQUxfQ1BMVF9NQVNLICgweDEgPDwgMikKPj4gKyNkZWZpbmUgTUlQSV9SWF9B TkE0OF9DU0kwQV9SR1NfQ1NJMEFfQ0RQSFlfTDFfVDFBQl9PU19DQUxfQ1BMVF9TSElGVCAzCj4+ ICsjZGVmaW5lIE1JUElfUlhfQU5BNDhfQ1NJMEFfUkdTX0NTSTBBX0NEUEhZX0wxX1QxQUJfT1Nf Q0FMX0NQTFRfTUFTSyAoMHgxIDw8IDMpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BNDhfQ1NJMEFf UkdTX0NTSTBBX0NQSFlfVDFDQV9PU19DQUxfQ1BMVF9TSElGVCA0Cj4+ICsjZGVmaW5lIE1JUElf UlhfQU5BNDhfQ1NJMEFfUkdTX0NTSTBBX0NQSFlfVDFDQV9PU19DQUxfQ1BMVF9NQVNLICgweDEg PDwgNCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkE0OF9DU0kwQV9SR1NfQ1NJMEFfQ0RQSFlfTDJf VDFCQ19PU19DQUxfQ1BMVF9TSElGVCA1Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BNDhfQ1NJMEFf UkdTX0NTSTBBX0NEUEhZX0wyX1QxQkNfT1NfQ0FMX0NQTFRfTUFTSyAoMHgxIDw8IDUpCj4+ICsj ZGVmaW5lIE1JUElfUlhfQU5BNDhfQ1NJMEFfUkdTX0NTSTBBX09TX0NBTF9DT0RFX1NISUZUIDgK Pj4gKyNkZWZpbmUgTUlQSV9SWF9BTkE0OF9DU0kwQV9SR1NfQ1NJMEFfT1NfQ0FMX0NPREVfTUFT SyAoMHhmZiA8PCA4KQo+PiArI2RlZmluZSBNSVBJX1JYX1dSQVBQRVI4MF9DU0kwQSAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgMHgwMDgwCj4+ICsjZGVmaW5lIE1JUElfUlhfV1JBUFBF UjgwX0NTSTBBX0NTUl9DU0lfQ0xLX01PTl9TSElGVCAwCj4+ICsjZGVmaW5lIE1JUElfUlhfV1JB UFBFUjgwX0NTSTBBX0NTUl9DU0lfQ0xLX01PTl9NQVNLICgweDEgPDwgMCkKPj4gKyNkZWZpbmUg TUlQSV9SWF9XUkFQUEVSODBfQ1NJMEFfQ1NSX0NTSV9DTEtfRU5fU0hJRlQgMQo+PiArI2RlZmlu ZSBNSVBJX1JYX1dSQVBQRVI4MF9DU0kwQV9DU1JfQ1NJX0NMS19FTl9NQVNLICgweDEgPDwgMSkK Pj4gKyNkZWZpbmUgTUlQSV9SWF9XUkFQUEVSODBfQ1NJMEFfQ1NSX0NTSV9NT05fTVVYX1NISUZU IDgKPj4gKyNkZWZpbmUgTUlQSV9SWF9XUkFQUEVSODBfQ1NJMEFfQ1NSX0NTSV9NT05fTVVYX01B U0sgKDB4ZmYgPDwgOCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9XUkFQUEVSODBfQ1NJMEFfQ1NSX0NT SV9SU1RfTU9ERV9TSElGVCAxNgo+PiArI2RlZmluZSBNSVBJX1JYX1dSQVBQRVI4MF9DU0kwQV9D U1JfQ1NJX1JTVF9NT0RFX01BU0sgKDB4MyA8PCAxNikKPj4gKyNkZWZpbmUgTUlQSV9SWF9XUkFQ UEVSODBfQ1NJMEFfQ1NSX1NXX1JTVF9TSElGVCAyNAo+PiArI2RlZmluZSBNSVBJX1JYX1dSQVBQ RVI4MF9DU0kwQV9DU1JfU1dfUlNUX01BU0sgKDB4ZiA8PCAyNCkKPj4gKyNkZWZpbmUgTUlQSV9S WF9XUkFQUEVSODRfQ1NJMEEgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MDA4NAo+ PiArI2RlZmluZSBNSVBJX1JYX1dSQVBQRVI4NF9DU0kwQV9DU0lfREVCVUdfT1VUX1NISUZUIDAK Pj4gKyNkZWZpbmUgTUlQSV9SWF9XUkFQUEVSODRfQ1NJMEFfQ1NJX0RFQlVHX09VVF9NQVNLICgw eGZmZmZmZmZmIDw8IDApCj4+ICsjZGVmaW5lIE1JUElfUlhfV1JBUFBFUjg4X0NTSTBBICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAweDAwODgKPj4gKyNkZWZpbmUgTUlQSV9SWF9XUkFQ UEVSODhfQ1NJMEFfQ1NSX1NXX01PREVfMF9TSElGVCAwCj4+ICsjZGVmaW5lIE1JUElfUlhfV1JB UFBFUjg4X0NTSTBBX0NTUl9TV19NT0RFXzBfTUFTSyAoMHhmZmZmZmZmZiA8PCAwKQo+PiArI2Rl ZmluZSBNSVBJX1JYX1dSQVBQRVI4Q19DU0kwQSAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgMHgwMDhDCj4+ICsjZGVmaW5lIE1JUElfUlhfV1JBUFBFUjhDX0NTSTBBX0NTUl9TV19NT0RF XzFfU0hJRlQgMAo+PiArI2RlZmluZSBNSVBJX1JYX1dSQVBQRVI4Q19DU0kwQV9DU1JfU1dfTU9E RV8xX01BU0sgKDB4ZmZmZmZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9XUkFQUEVSOTBf Q1NJMEEgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MDA5MAo+PiArI2RlZmluZSBN SVBJX1JYX1dSQVBQRVI5MF9DU0kwQV9DU1JfU1dfTU9ERV8yX1NISUZUIDAKPj4gKyNkZWZpbmUg TUlQSV9SWF9XUkFQUEVSOTBfQ1NJMEFfQ1NSX1NXX01PREVfMl9NQVNLICgweGZmZmZmZmZmIDw8 IDApCj4+ICsjZGVmaW5lIE1JUElfUlhfV1JBUFBFUjk0X0NTSTBBICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAweDAwOTQKPj4gKyNkZWZpbmUgTUlQSV9SWF9XUkFQUEVSOTRfQ1NJMEFf Q1NSX1NXX1ZBTFVFXzBfU0hJRlQgMAo+PiArI2RlZmluZSBNSVBJX1JYX1dSQVBQRVI5NF9DU0kw QV9DU1JfU1dfVkFMVUVfMF9NQVNLICgweGZmZmZmZmZmIDw8IDApCj4+ICsjZGVmaW5lIE1JUElf UlhfV1JBUFBFUjk4X0NTSTBBICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDAwOTgK Pj4gKyNkZWZpbmUgTUlQSV9SWF9XUkFQUEVSOThfQ1NJMEFfQ1NSX1NXX1ZBTFVFXzFfU0hJRlQg MAo+PiArI2RlZmluZSBNSVBJX1JYX1dSQVBQRVI5OF9DU0kwQV9DU1JfU1dfVkFMVUVfMV9NQVNL ICgweGZmZmZmZmZmIDw8IDApCj4+ICsjZGVmaW5lIE1JUElfUlhfV1JBUFBFUjlDX0NTSTBBICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDAwOUMKPj4gKyNkZWZpbmUgTUlQSV9SWF9X UkFQUEVSOUNfQ1NJMEFfQ1NSX1NXX1ZBTFVFXzJfU0hJRlQgMAo+PiArI2RlZmluZSBNSVBJX1JY X1dSQVBQRVI5Q19DU0kwQV9DU1JfU1dfVkFMVUVfMl9NQVNLICgweGZmZmZmZmZmIDw8IDApCj4+ ICsjZGVmaW5lIE1JUElfUlhfQU5BQTRfQ1NJMEEgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAweDAwQTQKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkFBNF9DU0kwQV9SR19DU0kwQV9D RFBIWV9MMF9UMF9TWU5DX0lOSVRfU0VMX1NISUZUIDAKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkFB NF9DU0kwQV9SR19DU0kwQV9DRFBIWV9MMF9UMF9TWU5DX0lOSVRfU0VMX01BU0sgKDB4MSA8PCAw KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQUE0X0NTSTBBX1JHX0NTSTBBX0NEUEhZX0wwX1QwX0ZP UkNFX0lOSVRfU0hJRlQgMQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQUE0X0NTSTBBX1JHX0NTSTBB X0NEUEhZX0wwX1QwX0ZPUkNFX0lOSVRfTUFTSyAoMHgxIDw8IDEpCj4+ICsjZGVmaW5lIE1JUElf UlhfQU5BQTRfQ1NJMEFfUkdfQ1NJMEFfRFBIWV9MMV9TWU5DX0lOSVRfU0VMX1NISUZUIDIKPj4g KyNkZWZpbmUgTUlQSV9SWF9BTkFBNF9DU0kwQV9SR19DU0kwQV9EUEhZX0wxX1NZTkNfSU5JVF9T RUxfTUFTSyAoMHgxIDw8IDIpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BQTRfQ1NJMEFfUkdfQ1NJ MEFfRFBIWV9MMV9GT1JDRV9JTklUX1NISUZUIDMKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkFBNF9D U0kwQV9SR19DU0kwQV9EUEhZX0wxX0ZPUkNFX0lOSVRfTUFTSyAoMHgxIDw8IDMpCj4+ICsjZGVm aW5lIE1JUElfUlhfQU5BQTRfQ1NJMEFfUkdfQ1NJMEFfQ0RQSFlfTDJfVDFfU1lOQ19JTklUX1NF TF9TSElGVCA0Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BQTRfQ1NJMEFfUkdfQ1NJMEFfQ0RQSFlf TDJfVDFfU1lOQ19JTklUX1NFTF9NQVNLICgweDEgPDwgNCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9B TkFBNF9DU0kwQV9SR19DU0kwQV9DRFBIWV9MMl9UMV9GT1JDRV9JTklUX1NISUZUIDUKPj4gKyNk ZWZpbmUgTUlQSV9SWF9BTkFBNF9DU0kwQV9SR19DU0kwQV9DRFBIWV9MMl9UMV9GT1JDRV9JTklU X01BU0sgKDB4MSA8PCA1KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQUE4X0NTSTBBICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgwMEE4Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5B QThfQ1NJMEFfUkdfQ1NJMEFfQ0RQSFlfTDBfVDBfQllURUNLX0lOVkVSVF9TSElGVCAwCj4+ICsj ZGVmaW5lIE1JUElfUlhfQU5BQThfQ1NJMEFfUkdfQ1NJMEFfQ0RQSFlfTDBfVDBfQllURUNLX0lO VkVSVF9NQVNLICgweDEgPDwgMCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkFBOF9DU0kwQV9SR19D U0kwQV9EUEhZX0wxX0JZVEVDS19JTlZFUlRfU0hJRlQgMQo+PiArI2RlZmluZSBNSVBJX1JYX0FO QUE4X0NTSTBBX1JHX0NTSTBBX0RQSFlfTDFfQllURUNLX0lOVkVSVF9NQVNLICgweDEgPDwgMSkK Pj4gKyNkZWZpbmUgTUlQSV9SWF9BTkFBOF9DU0kwQV9SR19DU0kwQV9DRFBIWV9MMl9UMV9CWVRF Q0tfSU5WRVJUX1NISUZUIDIKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkFBOF9DU0kwQV9SR19DU0kw QV9DRFBIWV9MMl9UMV9CWVRFQ0tfSU5WRVJUX01BU0sgKDB4MSA8PCAyKQo+PiArI2RlZmluZSBN SVBJX1JYX0FOQUE4X0NTSTBBX1JHX0NTSTBBX0RQSFlfSFNERVRfTEVWRUxfTU9ERV9FTl9TSElG VCAzCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BQThfQ1NJMEFfUkdfQ1NJMEFfRFBIWV9IU0RFVF9M RVZFTF9NT0RFX0VOX01BU0sgKDB4MSA8PCAzKQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQUE4X0NT STBBX1JHX0NTSTBBX09TX0NBTF9TRUxfU0hJRlQgNAo+PiArI2RlZmluZSBNSVBJX1JYX0FOQUE4 X0NTSTBBX1JHX0NTSTBBX09TX0NBTF9TRUxfTUFTSyAoMHg3IDw8IDQpCj4+ICsjZGVmaW5lIE1J UElfUlhfQU5BQThfQ1NJMEFfUkdfQ1NJMEFfRFBIWV9IU0RFVF9ESUdfQkFDS19FTl9TSElGVCA3 Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BQThfQ1NJMEFfUkdfQ1NJMEFfRFBIWV9IU0RFVF9ESUdf QkFDS19FTl9NQVNLICgweDEgPDwgNykKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkFBOF9DU0kwQV9S R19DU0kwQV9DRFBIWV9ERUxBWUNBTF9DS19TRUxfU0hJRlQgOAo+PiArI2RlZmluZSBNSVBJX1JY X0FOQUE4X0NTSTBBX1JHX0NTSTBBX0NEUEhZX0RFTEFZQ0FMX0NLX1NFTF9NQVNLICgweDcgPDwg OCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkFBOF9DU0kwQV9SR19DU0kwQV9PU19DQUxfRElWX1NI SUZUIDExCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BQThfQ1NJMEFfUkdfQ1NJMEFfT1NfQ0FMX0RJ Vl9NQVNLICgweDMgPDwgMTEpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMDBfQ1NJMEIgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDEwMDAKPj4gKyNkZWZpbmUgTUlQSV9SWF9B TkEwMF9DU0kwQl9SR19DU0kwQl9DUEhZX0VOX1NISUZUIDAKPj4gKyNkZWZpbmUgTUlQSV9SWF9B TkEwMF9DU0kwQl9SR19DU0kwQl9DUEhZX0VOX01BU0sgKDB4MSA8PCAwKQo+PiArI2RlZmluZSBN SVBJX1JYX0FOQTAwX0NTSTBCX1JHX0NTSTBCX0VRX1BST1RFQ1RfRU5fU0hJRlQgMQo+PiArI2Rl ZmluZSBNSVBJX1JYX0FOQTAwX0NTSTBCX1JHX0NTSTBCX0VRX1BST1RFQ1RfRU5fTUFTSyAoMHgx IDw8IDEpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMDBfQ1NJMEJfUkdfQ1NJMEJfQkdfTFBGX0VO X1NISUZUIDIKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEwMF9DU0kwQl9SR19DU0kwQl9CR19MUEZf RU5fTUFTSyAoMHgxIDw8IDIpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMDBfQ1NJMEJfUkdfQ1NJ MEJfQkdfQ09SRV9FTl9TSElGVCAzCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMDBfQ1NJMEJfUkdf Q1NJMEJfQkdfQ09SRV9FTl9NQVNLICgweDEgPDwgMykKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEw MF9DU0kwQl9SR19DU0kwQl9EUEhZX0wwX0NLTU9ERV9FTl9TSElGVCA1Cj4+ICsjZGVmaW5lIE1J UElfUlhfQU5BMDBfQ1NJMEJfUkdfQ1NJMEJfRFBIWV9MMF9DS01PREVfRU5fTUFTSyAoMHgxIDw8 IDUpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMDBfQ1NJMEJfUkdfQ1NJMEJfRFBIWV9MMF9DS1NF TF9TSElGVCA2Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMDBfQ1NJMEJfUkdfQ1NJMEJfRFBIWV9M MF9DS1NFTF9NQVNLICgweDEgPDwgNikKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEwMF9DU0kwQl9S R19DU0kwQl9EUEhZX0wxX0NLTU9ERV9FTl9TSElGVCA4Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5B MDBfQ1NJMEJfUkdfQ1NJMEJfRFBIWV9MMV9DS01PREVfRU5fTUFTSyAoMHgxIDw8IDgpCj4+ICsj ZGVmaW5lIE1JUElfUlhfQU5BMDBfQ1NJMEJfUkdfQ1NJMEJfRFBIWV9MMV9DS1NFTF9TSElGVCA5 Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMDBfQ1NJMEJfUkdfQ1NJMEJfRFBIWV9MMV9DS1NFTF9N QVNLICgweDEgPDwgOSkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEwMF9DU0kwQl9SR19DU0kwQl9E UEhZX0wyX0NLTU9ERV9FTl9TSElGVCAxMQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTAwX0NTSTBC X1JHX0NTSTBCX0RQSFlfTDJfQ0tNT0RFX0VOX01BU0sgKDB4MSA8PCAxMSkKPj4gKyNkZWZpbmUg TUlQSV9SWF9BTkEwMF9DU0kwQl9SR19DU0kwQl9EUEhZX0wyX0NLU0VMX1NISUZUIDEyCj4+ICsj ZGVmaW5lIE1JUElfUlhfQU5BMDBfQ1NJMEJfUkdfQ1NJMEJfRFBIWV9MMl9DS1NFTF9NQVNLICgw eDEgPDwgMTIpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMDRfQ1NJMEIgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAweDEwMDQKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEwNF9DU0kw Ql9SR19DU0kwQl9CR19MUFJYX1ZUSF9TRUxfU0hJRlQgMAo+PiArI2RlZmluZSBNSVBJX1JYX0FO QTA0X0NTSTBCX1JHX0NTSTBCX0JHX0xQUlhfVlRIX1NFTF9NQVNLICgweDcgPDwgMCkKPj4gKyNk ZWZpbmUgTUlQSV9SWF9BTkEwNF9DU0kwQl9SR19DU0kwQl9CR19MUFJYX1ZUTF9TRUxfU0hJRlQg NAo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTA0X0NTSTBCX1JHX0NTSTBCX0JHX0xQUlhfVlRMX1NF TF9NQVNLICgweDcgPDwgNCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEwNF9DU0kwQl9SR19DU0kw Ql9CR19IU0RFVF9WVEhfU0VMX1NISUZUIDgKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEwNF9DU0kw Ql9SR19DU0kwQl9CR19IU0RFVF9WVEhfU0VMX01BU0sgKDB4NyA8PCA4KQo+PiArI2RlZmluZSBN SVBJX1JYX0FOQTA0X0NTSTBCX1JHX0NTSTBCX0JHX0hTREVUX1ZUTF9TRUxfU0hJRlQgMTIKPj4g KyNkZWZpbmUgTUlQSV9SWF9BTkEwNF9DU0kwQl9SR19DU0kwQl9CR19IU0RFVF9WVExfU0VMX01B U0sgKDB4NyA8PCAxMikKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEwNF9DU0kwQl9SR19DU0kwQl9C R19WUkVGX1NFTF9TSElGVCAxNgo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTA0X0NTSTBCX1JHX0NT STBCX0JHX1ZSRUZfU0VMX01BU0sgKDB4ZiA8PCAxNikKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEw NF9DU0kwQl9SR19DU0kwQl9CR19NT05fVlJFRl9TRUxfU0hJRlQgMjQKPj4gKyNkZWZpbmUgTUlQ SV9SWF9BTkEwNF9DU0kwQl9SR19DU0kwQl9CR19NT05fVlJFRl9TRUxfTUFTSyAoMHhmIDw8IDI0 KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTA0X0NTSTBCX1JHX0NTSTBCX0ZPUkNFX0hTUlRfRU5f U0hJRlQgMjgKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEwNF9DU0kwQl9SR19DU0kwQl9GT1JDRV9I U1JUX0VOX01BU0sgKDB4MSA8PCAyOCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEwOF9DU0kwQiAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MTAwOAo+PiArI2RlZmluZSBNSVBJ X1JYX0FOQTA4X0NTSTBCX1JHX0NTSTBCX0wwUF9UMEFfSFNSVF9DT0RFX1NISUZUIDAKPj4gKyNk ZWZpbmUgTUlQSV9SWF9BTkEwOF9DU0kwQl9SR19DU0kwQl9MMFBfVDBBX0hTUlRfQ09ERV9NQVNL ICgweDFmIDw8IDApCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMDhfQ1NJMEJfUkdfQ1NJMEJfTDBO X1QwQl9IU1JUX0NPREVfU0hJRlQgOAo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTA4X0NTSTBCX1JH X0NTSTBCX0wwTl9UMEJfSFNSVF9DT0RFX01BU0sgKDB4MWYgPDwgOCkKPj4gKyNkZWZpbmUgTUlQ SV9SWF9BTkEwOF9DU0kwQl9SR19DU0kwQl9MMVBfVDBDX0hTUlRfQ09ERV9TSElGVCAxNgo+PiAr I2RlZmluZSBNSVBJX1JYX0FOQTA4X0NTSTBCX1JHX0NTSTBCX0wxUF9UMENfSFNSVF9DT0RFX01B U0sgKDB4MWYgPDwgMTYpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMDhfQ1NJMEJfUkdfQ1NJMEJf TDFOX1QxQV9IU1JUX0NPREVfU0hJRlQgMjQKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEwOF9DU0kw Ql9SR19DU0kwQl9MMU5fVDFBX0hTUlRfQ09ERV9NQVNLICgweDFmIDw8IDI0KQo+PiArI2RlZmlu ZSBNSVBJX1JYX0FOQTBDX0NTSTBCICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg MHgxMDBDCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMENfQ1NJMEJfUkdfQ1NJMEJfTDJQX1QxQl9I U1JUX0NPREVfU0hJRlQgMAo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTBDX0NTSTBCX1JHX0NTSTBC X0wyUF9UMUJfSFNSVF9DT0RFX01BU0sgKDB4MWYgPDwgMCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9B TkEwQ19DU0kwQl9SR19DU0kwQl9MMk5fVDFDX0hTUlRfQ09ERV9TSElGVCA4Cj4+ICsjZGVmaW5l IE1JUElfUlhfQU5BMENfQ1NJMEJfUkdfQ1NJMEJfTDJOX1QxQ19IU1JUX0NPREVfTUFTSyAoMHgx ZiA8PCA4KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTEwX0NTSTBCICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgMHgxMDEwCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMTBfQ1NJMEJf UkdfQ1NJMEJfRFBIWV9MMF9ERUxBWUNBTF9FTl9TSElGVCAwCj4+ICsjZGVmaW5lIE1JUElfUlhf QU5BMTBfQ1NJMEJfUkdfQ1NJMEJfRFBIWV9MMF9ERUxBWUNBTF9FTl9NQVNLICgweDEgPDwgMCkK Pj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExMF9DU0kwQl9SR19DU0kwQl9EUEhZX0wwX0RFTEFZQ0FM X1JTVEJfU0hJRlQgMQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTEwX0NTSTBCX1JHX0NTSTBCX0RQ SFlfTDBfREVMQVlDQUxfUlNUQl9NQVNLICgweDEgPDwgMSkKPj4gKyNkZWZpbmUgTUlQSV9SWF9B TkExMF9DU0kwQl9SR19DU0kwQl9EUEhZX0wwX1ZSRUZfU0VMX1NISUZUIDIKPj4gKyNkZWZpbmUg TUlQSV9SWF9BTkExMF9DU0kwQl9SR19DU0kwQl9EUEhZX0wwX1ZSRUZfU0VMX01BU0sgKDB4M2Yg PDwgMikKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExMF9DU0kwQl9SR19DU0kwQl9EUEhZX0wxX0RF TEFZQ0FMX0VOX1NISUZUIDgKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExMF9DU0kwQl9SR19DU0kw Ql9EUEhZX0wxX0RFTEFZQ0FMX0VOX01BU0sgKDB4MSA8PCA4KQo+PiArI2RlZmluZSBNSVBJX1JY X0FOQTEwX0NTSTBCX1JHX0NTSTBCX0RQSFlfTDFfREVMQVlDQUxfUlNUQl9TSElGVCA5Cj4+ICsj ZGVmaW5lIE1JUElfUlhfQU5BMTBfQ1NJMEJfUkdfQ1NJMEJfRFBIWV9MMV9ERUxBWUNBTF9SU1RC X01BU0sgKDB4MSA8PCA5KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTEwX0NTSTBCX1JHX0NTSTBC X0RQSFlfTDFfVlJFRl9TRUxfU0hJRlQgMTAKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExMF9DU0kw Ql9SR19DU0kwQl9EUEhZX0wxX1ZSRUZfU0VMX01BU0sgKDB4M2YgPDwgMTApCj4+ICsjZGVmaW5l IE1JUElfUlhfQU5BMTBfQ1NJMEJfUkdfQ1NJMEJfRFBIWV9MMl9ERUxBWUNBTF9FTl9TSElGVCAx Ngo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTEwX0NTSTBCX1JHX0NTSTBCX0RQSFlfTDJfREVMQVlD QUxfRU5fTUFTSyAoMHgxIDw8IDE2KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTEwX0NTSTBCX1JH X0NTSTBCX0RQSFlfTDJfREVMQVlDQUxfUlNUQl9TSElGVCAxNwo+PiArI2RlZmluZSBNSVBJX1JY X0FOQTEwX0NTSTBCX1JHX0NTSTBCX0RQSFlfTDJfREVMQVlDQUxfUlNUQl9NQVNLICgweDEgPDwg MTcpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMTBfQ1NJMEJfUkdfQ1NJMEJfRFBIWV9MMl9WUkVG X1NFTF9TSElGVCAxOAo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTEwX0NTSTBCX1JHX0NTSTBCX0RQ SFlfTDJfVlJFRl9TRUxfTUFTSyAoMHgzZiA8PCAxOCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEx MF9DU0kwQl9SR19DU0kwQl9DUEhZX1QwX0NEUl9ERUxBWUNBTF9FTl9TSElGVCAyNAo+PiArI2Rl ZmluZSBNSVBJX1JYX0FOQTEwX0NTSTBCX1JHX0NTSTBCX0NQSFlfVDBfQ0RSX0RFTEFZQ0FMX0VO X01BU0sgKDB4MSA8PCAyNCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExMF9DU0kwQl9SR19DU0kw Ql9DUEhZX1QwX0NEUl9ERUxBWUNBTF9SU1RCX1NISUZUIDI1Cj4+ICsjZGVmaW5lIE1JUElfUlhf QU5BMTBfQ1NJMEJfUkdfQ1NJMEJfQ1BIWV9UMF9DRFJfREVMQVlDQUxfUlNUQl9NQVNLICgweDEg PDwgMjUpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMTBfQ1NJMEJfUkdfQ1NJMEJfQ1BIWV9UMF9W UkVGX1NFTF9TSElGVCAyNgo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTEwX0NTSTBCX1JHX0NTSTBC X0NQSFlfVDBfVlJFRl9TRUxfTUFTSyAoMHgzZiA8PCAyNikKPj4gKyNkZWZpbmUgTUlQSV9SWF9B TkExNF9DU0kwQiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MTAxNAo+PiAr I2RlZmluZSBNSVBJX1JYX0FOQTE0X0NTSTBCX1JHX0NTSTBCX0NQSFlfVDFfQ0RSX0RFTEFZQ0FM X0VOX1NISUZUIDAKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExNF9DU0kwQl9SR19DU0kwQl9DUEhZ X1QxX0NEUl9ERUxBWUNBTF9FTl9NQVNLICgweDEgPDwgMCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9B TkExNF9DU0kwQl9SR19DU0kwQl9DUEhZX1QxX0NEUl9ERUxBWUNBTF9SU1RCX1NISUZUIDEKPj4g KyNkZWZpbmUgTUlQSV9SWF9BTkExNF9DU0kwQl9SR19DU0kwQl9DUEhZX1QxX0NEUl9ERUxBWUNB TF9SU1RCX01BU0sgKDB4MSA8PCAxKQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTE0X0NTSTBCX1JH X0NTSTBCX0NQSFlfVDFfVlJFRl9TRUxfU0hJRlQgMgo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTE0 X0NTSTBCX1JHX0NTSTBCX0NQSFlfVDFfVlJFRl9TRUxfTUFTSyAoMHgzZiA8PCAyKQo+PiArI2Rl ZmluZSBNSVBJX1JYX0FOQTE4X0NTSTBCICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgMHgxMDE4Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMThfQ1NJMEJfUkdfQ1NJMEJfTDBfVDBB Ql9FUV9PU19DQUxfRU5fU0hJRlQgMAo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTE4X0NTSTBCX1JH X0NTSTBCX0wwX1QwQUJfRVFfT1NfQ0FMX0VOX01BU0sgKDB4MSA8PCAwKQo+PiArI2RlZmluZSBN SVBJX1JYX0FOQTE4X0NTSTBCX1JHX0NTSTBCX0wwX1QwQUJfRVFfTU9OX0VOX1NISUZUIDEKPj4g KyNkZWZpbmUgTUlQSV9SWF9BTkExOF9DU0kwQl9SR19DU0kwQl9MMF9UMEFCX0VRX01PTl9FTl9N QVNLICgweDEgPDwgMSkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExOF9DU0kwQl9SR19DU0kwQl9M MF9UMEFCX0VRX1NDQV9TSElGVCAyCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMThfQ1NJMEJfUkdf Q1NJMEJfTDBfVDBBQl9FUV9TQ0FfTUFTSyAoMHgxIDw8IDIpCj4+ICsjZGVmaW5lIE1JUElfUlhf QU5BMThfQ1NJMEJfUkdfQ1NJMEJfTDBfVDBBQl9FUV9TQ0JfU0hJRlQgMwo+PiArI2RlZmluZSBN SVBJX1JYX0FOQTE4X0NTSTBCX1JHX0NTSTBCX0wwX1QwQUJfRVFfU0NCX01BU0sgKDB4MSA8PCAz KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTE4X0NTSTBCX1JHX0NTSTBCX0wwX1QwQUJfRVFfSVNf U0hJRlQgNAo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTE4X0NTSTBCX1JHX0NTSTBCX0wwX1QwQUJf RVFfSVNfTUFTSyAoMHgzIDw8IDQpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMThfQ1NJMEJfUkdf Q1NJMEJfTDBfVDBBQl9FUV9CV19TSElGVCA2Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMThfQ1NJ MEJfUkdfQ1NJMEJfTDBfVDBBQl9FUV9CV19NQVNLICgweDMgPDwgNikKPj4gKyNkZWZpbmUgTUlQ SV9SWF9BTkExOF9DU0kwQl9SR19DU0kwQl9MMF9UMEFCX0VRX1NSQV9TSElGVCA4Cj4+ICsjZGVm aW5lIE1JUElfUlhfQU5BMThfQ1NJMEJfUkdfQ1NJMEJfTDBfVDBBQl9FUV9TUkFfTUFTSyAoMHhm IDw8IDgpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMThfQ1NJMEJfUkdfQ1NJMEJfTDBfVDBBQl9F UV9TUkJfU0hJRlQgMTIKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExOF9DU0kwQl9SR19DU0kwQl9M MF9UMEFCX0VRX1NSQl9NQVNLICgweGYgPDwgMTIpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMThf Q1NJMEJfUkdfQ1NJMEJfWFhfVDBDQV9FUV9PU19DQUxfRU5fU0hJRlQgMTYKPj4gKyNkZWZpbmUg TUlQSV9SWF9BTkExOF9DU0kwQl9SR19DU0kwQl9YWF9UMENBX0VRX09TX0NBTF9FTl9NQVNLICgw eDEgPDwgMTYpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMThfQ1NJMEJfUkdfQ1NJMEJfWFhfVDBD QV9FUV9NT05fRU5fU0hJRlQgMTcKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExOF9DU0kwQl9SR19D U0kwQl9YWF9UMENBX0VRX01PTl9FTl9NQVNLICgweDEgPDwgMTcpCj4+ICsjZGVmaW5lIE1JUElf UlhfQU5BMThfQ1NJMEJfUkdfQ1NJMEJfWFhfVDBDQV9FUV9TQ0FfU0hJRlQgMTgKPj4gKyNkZWZp bmUgTUlQSV9SWF9BTkExOF9DU0kwQl9SR19DU0kwQl9YWF9UMENBX0VRX1NDQV9NQVNLICgweDEg PDwgMTgpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMThfQ1NJMEJfUkdfQ1NJMEJfWFhfVDBDQV9F UV9TQ0JfU0hJRlQgMTkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExOF9DU0kwQl9SR19DU0kwQl9Y WF9UMENBX0VRX1NDQl9NQVNLICgweDEgPDwgMTkpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMThf Q1NJMEJfUkdfQ1NJMEJfWFhfVDBDQV9FUV9JU19TSElGVCAyMAo+PiArI2RlZmluZSBNSVBJX1JY X0FOQTE4X0NTSTBCX1JHX0NTSTBCX1hYX1QwQ0FfRVFfSVNfTUFTSyAoMHgzIDw8IDIwKQo+PiAr I2RlZmluZSBNSVBJX1JYX0FOQTE4X0NTSTBCX1JHX0NTSTBCX1hYX1QwQ0FfRVFfQldfU0hJRlQg MjIKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExOF9DU0kwQl9SR19DU0kwQl9YWF9UMENBX0VRX0JX X01BU0sgKDB4MyA8PCAyMikKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExOF9DU0kwQl9SR19DU0kw Ql9YWF9UMENBX0VRX1NSQV9TSElGVCAyNAo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTE4X0NTSTBC X1JHX0NTSTBCX1hYX1QwQ0FfRVFfU1JBX01BU0sgKDB4ZiA8PCAyNCkKPj4gKyNkZWZpbmUgTUlQ SV9SWF9BTkExOF9DU0kwQl9SR19DU0kwQl9YWF9UMENBX0VRX1NSQl9TSElGVCAyOAo+PiArI2Rl ZmluZSBNSVBJX1JYX0FOQTE4X0NTSTBCX1JHX0NTSTBCX1hYX1QwQ0FfRVFfU1JCX01BU0sgKDB4 ZiA8PCAyOCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExQ19DU0kwQiAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgIDB4MTAxQwo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTFDX0NTSTBC X1JHX0NTSTBCX1hYX1QwQkNfRVFfT1NfQ0FMX0VOX1NISUZUIDAKPj4gKyNkZWZpbmUgTUlQSV9S WF9BTkExQ19DU0kwQl9SR19DU0kwQl9YWF9UMEJDX0VRX09TX0NBTF9FTl9NQVNLICgweDEgPDwg MCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExQ19DU0kwQl9SR19DU0kwQl9YWF9UMEJDX0VRX01P Tl9FTl9TSElGVCAxCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMUNfQ1NJMEJfUkdfQ1NJMEJfWFhf VDBCQ19FUV9NT05fRU5fTUFTSyAoMHgxIDw8IDEpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMUNf Q1NJMEJfUkdfQ1NJMEJfWFhfVDBCQ19FUV9TQ0FfU0hJRlQgMgo+PiArI2RlZmluZSBNSVBJX1JY X0FOQTFDX0NTSTBCX1JHX0NTSTBCX1hYX1QwQkNfRVFfU0NBX01BU0sgKDB4MSA8PCAyKQo+PiAr I2RlZmluZSBNSVBJX1JYX0FOQTFDX0NTSTBCX1JHX0NTSTBCX1hYX1QwQkNfRVFfU0NCX1NISUZU IDMKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExQ19DU0kwQl9SR19DU0kwQl9YWF9UMEJDX0VRX1ND Ql9NQVNLICgweDEgPDwgMykKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExQ19DU0kwQl9SR19DU0kw Ql9YWF9UMEJDX0VRX0lTX1NISUZUIDQKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExQ19DU0kwQl9S R19DU0kwQl9YWF9UMEJDX0VRX0lTX01BU0sgKDB4MyA8PCA0KQo+PiArI2RlZmluZSBNSVBJX1JY X0FOQTFDX0NTSTBCX1JHX0NTSTBCX1hYX1QwQkNfRVFfQldfU0hJRlQgNgo+PiArI2RlZmluZSBN SVBJX1JYX0FOQTFDX0NTSTBCX1JHX0NTSTBCX1hYX1QwQkNfRVFfQldfTUFTSyAoMHgzIDw8IDYp Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMUNfQ1NJMEJfUkdfQ1NJMEJfWFhfVDBCQ19FUV9TUkFf U0hJRlQgOAo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTFDX0NTSTBCX1JHX0NTSTBCX1hYX1QwQkNf RVFfU1JBX01BU0sgKDB4ZiA8PCA4KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTFDX0NTSTBCX1JH X0NTSTBCX1hYX1QwQkNfRVFfU1JCX1NISUZUIDEyCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMUNf Q1NJMEJfUkdfQ1NJMEJfWFhfVDBCQ19FUV9TUkJfTUFTSyAoMHhmIDw8IDEyKQo+PiArI2RlZmlu ZSBNSVBJX1JYX0FOQTFDX0NTSTBCX1JHX0NTSTBCX0wxX1QxQUJfRVFfT1NfQ0FMX0VOX1NISUZU IDE2Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMUNfQ1NJMEJfUkdfQ1NJMEJfTDFfVDFBQl9FUV9P U19DQUxfRU5fTUFTSyAoMHgxIDw8IDE2KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTFDX0NTSTBC X1JHX0NTSTBCX0wxX1QxQUJfRVFfTU9OX0VOX1NISUZUIDE3Cj4+ICsjZGVmaW5lIE1JUElfUlhf QU5BMUNfQ1NJMEJfUkdfQ1NJMEJfTDFfVDFBQl9FUV9NT05fRU5fTUFTSyAoMHgxIDw8IDE3KQo+ PiArI2RlZmluZSBNSVBJX1JYX0FOQTFDX0NTSTBCX1JHX0NTSTBCX0wxX1QxQUJfRVFfU0NBX1NI SUZUIDE4Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMUNfQ1NJMEJfUkdfQ1NJMEJfTDFfVDFBQl9F UV9TQ0FfTUFTSyAoMHgxIDw8IDE4KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTFDX0NTSTBCX1JH X0NTSTBCX0wxX1QxQUJfRVFfU0NCX1NISUZUIDE5Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMUNf Q1NJMEJfUkdfQ1NJMEJfTDFfVDFBQl9FUV9TQ0JfTUFTSyAoMHgxIDw8IDE5KQo+PiArI2RlZmlu ZSBNSVBJX1JYX0FOQTFDX0NTSTBCX1JHX0NTSTBCX0wxX1QxQUJfRVFfSVNfU0hJRlQgMjAKPj4g KyNkZWZpbmUgTUlQSV9SWF9BTkExQ19DU0kwQl9SR19DU0kwQl9MMV9UMUFCX0VRX0lTX01BU0sg KDB4MyA8PCAyMCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExQ19DU0kwQl9SR19DU0kwQl9MMV9U MUFCX0VRX0JXX1NISUZUIDIyCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMUNfQ1NJMEJfUkdfQ1NJ MEJfTDFfVDFBQl9FUV9CV19NQVNLICgweDMgPDwgMjIpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5B MUNfQ1NJMEJfUkdfQ1NJMEJfTDFfVDFBQl9FUV9TUkFfU0hJRlQgMjQKPj4gKyNkZWZpbmUgTUlQ SV9SWF9BTkExQ19DU0kwQl9SR19DU0kwQl9MMV9UMUFCX0VRX1NSQV9NQVNLICgweGYgPDwgMjQp Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMUNfQ1NJMEJfUkdfQ1NJMEJfTDFfVDFBQl9FUV9TUkJf U0hJRlQgMjgKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExQ19DU0kwQl9SR19DU0kwQl9MMV9UMUFC X0VRX1NSQl9NQVNLICgweGYgPDwgMjgpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMjBfQ1NJMEIg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDEwMjAKPj4gKyNkZWZpbmUgTUlQ SV9SWF9BTkEyMF9DU0kwQl9SR19DU0kwQl9YWF9UMUNBX0VRX09TX0NBTF9FTl9TSElGVCAwCj4+ ICsjZGVmaW5lIE1JUElfUlhfQU5BMjBfQ1NJMEJfUkdfQ1NJMEJfWFhfVDFDQV9FUV9PU19DQUxf RU5fTUFTSyAoMHgxIDw8IDApCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMjBfQ1NJMEJfUkdfQ1NJ MEJfWFhfVDFDQV9FUV9NT05fRU5fU0hJRlQgMQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTIwX0NT STBCX1JHX0NTSTBCX1hYX1QxQ0FfRVFfTU9OX0VOX01BU0sgKDB4MSA8PCAxKQo+PiArI2RlZmlu ZSBNSVBJX1JYX0FOQTIwX0NTSTBCX1JHX0NTSTBCX1hYX1QxQ0FfRVFfU0NBX1NISUZUIDIKPj4g KyNkZWZpbmUgTUlQSV9SWF9BTkEyMF9DU0kwQl9SR19DU0kwQl9YWF9UMUNBX0VRX1NDQV9NQVNL ICgweDEgPDwgMikKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEyMF9DU0kwQl9SR19DU0kwQl9YWF9U MUNBX0VRX1NDQl9TSElGVCAzCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMjBfQ1NJMEJfUkdfQ1NJ MEJfWFhfVDFDQV9FUV9TQ0JfTUFTSyAoMHgxIDw8IDMpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5B MjBfQ1NJMEJfUkdfQ1NJMEJfWFhfVDFDQV9FUV9JU19TSElGVCA0Cj4+ICsjZGVmaW5lIE1JUElf UlhfQU5BMjBfQ1NJMEJfUkdfQ1NJMEJfWFhfVDFDQV9FUV9JU19NQVNLICgweDMgPDwgNCkKPj4g KyNkZWZpbmUgTUlQSV9SWF9BTkEyMF9DU0kwQl9SR19DU0kwQl9YWF9UMUNBX0VRX0JXX1NISUZU IDYKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEyMF9DU0kwQl9SR19DU0kwQl9YWF9UMUNBX0VRX0JX X01BU0sgKDB4MyA8PCA2KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTIwX0NTSTBCX1JHX0NTSTBC X1hYX1QxQ0FfRVFfU1JBX1NISUZUIDgKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEyMF9DU0kwQl9S R19DU0kwQl9YWF9UMUNBX0VRX1NSQV9NQVNLICgweGYgPDwgOCkKPj4gKyNkZWZpbmUgTUlQSV9S WF9BTkEyMF9DU0kwQl9SR19DU0kwQl9YWF9UMUNBX0VRX1NSQl9TSElGVCAxMgo+PiArI2RlZmlu ZSBNSVBJX1JYX0FOQTIwX0NTSTBCX1JHX0NTSTBCX1hYX1QxQ0FfRVFfU1JCX01BU0sgKDB4ZiA8 PCAxMikKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEyMF9DU0kwQl9SR19DU0kwQl9MMl9UMUJDX0VR X09TX0NBTF9FTl9TSElGVCAxNgo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTIwX0NTSTBCX1JHX0NT STBCX0wyX1QxQkNfRVFfT1NfQ0FMX0VOX01BU0sgKDB4MSA8PCAxNikKPj4gKyNkZWZpbmUgTUlQ SV9SWF9BTkEyMF9DU0kwQl9SR19DU0kwQl9MMl9UMUJDX0VRX01PTl9FTl9TSElGVCAxNwo+PiAr I2RlZmluZSBNSVBJX1JYX0FOQTIwX0NTSTBCX1JHX0NTSTBCX0wyX1QxQkNfRVFfTU9OX0VOX01B U0sgKDB4MSA8PCAxNykKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEyMF9DU0kwQl9SR19DU0kwQl9M Ml9UMUJDX0VRX1NDQV9TSElGVCAxOAo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTIwX0NTSTBCX1JH X0NTSTBCX0wyX1QxQkNfRVFfU0NBX01BU0sgKDB4MSA8PCAxOCkKPj4gKyNkZWZpbmUgTUlQSV9S WF9BTkEyMF9DU0kwQl9SR19DU0kwQl9MMl9UMUJDX0VRX1NDQl9TSElGVCAxOQo+PiArI2RlZmlu ZSBNSVBJX1JYX0FOQTIwX0NTSTBCX1JHX0NTSTBCX0wyX1QxQkNfRVFfU0NCX01BU0sgKDB4MSA8 PCAxOSkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEyMF9DU0kwQl9SR19DU0kwQl9MMl9UMUJDX0VR X0lTX1NISUZUIDIwCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMjBfQ1NJMEJfUkdfQ1NJMEJfTDJf VDFCQ19FUV9JU19NQVNLICgweDMgPDwgMjApCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMjBfQ1NJ MEJfUkdfQ1NJMEJfTDJfVDFCQ19FUV9CV19TSElGVCAyMgo+PiArI2RlZmluZSBNSVBJX1JYX0FO QTIwX0NTSTBCX1JHX0NTSTBCX0wyX1QxQkNfRVFfQldfTUFTSyAoMHgzIDw8IDIyKQo+PiArI2Rl ZmluZSBNSVBJX1JYX0FOQTIwX0NTSTBCX1JHX0NTSTBCX0wyX1QxQkNfRVFfU1JBX1NISUZUIDI0 Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMjBfQ1NJMEJfUkdfQ1NJMEJfTDJfVDFCQ19FUV9TUkFf TUFTSyAoMHhmIDw8IDI0KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTIwX0NTSTBCX1JHX0NTSTBC X0wyX1QxQkNfRVFfU1JCX1NISUZUIDI4Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMjBfQ1NJMEJf UkdfQ1NJMEJfTDJfVDFCQ19FUV9TUkJfTUFTSyAoMHhmIDw8IDI4KQo+PiArI2RlZmluZSBNSVBJ X1JYX0FOQTI0X0NTSTBCICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgxMDI0 Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMjRfQ1NJMEJfUkdfQ1NJMEJfUkVTRVJWRV9TSElGVCAy NAo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTI0X0NTSTBCX1JHX0NTSTBCX1JFU0VSVkVfTUFTSyAo MHhmZiA8PCAyNCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEyOF9DU0kwQiAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgIDB4MTAyOAo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTI4X0NT STBCX1JHX0NTSTBCX0NQSFlfVDBfQ0RSX0RJUkVDVF9FTl9TSElGVCAwCj4+ICsjZGVmaW5lIE1J UElfUlhfQU5BMjhfQ1NJMEJfUkdfQ1NJMEJfQ1BIWV9UMF9DRFJfRElSRUNUX0VOX01BU0sgKDB4 MSA8PCAwKQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTI4X0NTSTBCX1JHX0NTSTBCX0NQSFlfVDBf Q0RSX0FVVE9MT0FEX0VOX1NISUZUIDEKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEyOF9DU0kwQl9S R19DU0kwQl9DUEhZX1QwX0NEUl9BVVRPTE9BRF9FTl9NQVNLICgweDEgPDwgMSkKPj4gKyNkZWZp bmUgTUlQSV9SWF9BTkEyOF9DU0kwQl9SR19DU0kwQl9DUEhZX1QwX0NEUl9MUEZfQ1RSTF9TSElG VCAyCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMjhfQ1NJMEJfUkdfQ1NJMEJfQ1BIWV9UMF9DRFJf TFBGX0NUUkxfTUFTSyAoMHgzIDw8IDIpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMjhfQ1NJMEJf UkdfQ1NJMEJfQ1BIWV9UMF9DRFJfQUJfV0lEVEhfU0hJRlQgNAo+PiArI2RlZmluZSBNSVBJX1JY X0FOQTI4X0NTSTBCX1JHX0NTSTBCX0NQSFlfVDBfQ0RSX0FCX1dJRFRIX01BU0sgKDB4ZiA8PCA0 KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTI4X0NTSTBCX1JHX0NTSTBCX0NQSFlfVDBfQ0RSX0JD X1dJRFRIX1NISUZUIDgKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEyOF9DU0kwQl9SR19DU0kwQl9D UEhZX1QwX0NEUl9CQ19XSURUSF9NQVNLICgweGYgPDwgOCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9B TkEyOF9DU0kwQl9SR19DU0kwQl9DUEhZX1QwX0NEUl9DQV9XSURUSF9TSElGVCAxMgo+PiArI2Rl ZmluZSBNSVBJX1JYX0FOQTI4X0NTSTBCX1JHX0NTSTBCX0NQSFlfVDBfQ0RSX0NBX1dJRFRIX01B U0sgKDB4ZiA8PCAxMikKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEyOF9DU0kwQl9SR19DU0kwQl9D UEhZX1QwX0NEUl9DS19ERUxBWV9TSElGVCAxNgo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTI4X0NT STBCX1JHX0NTSTBCX0NQSFlfVDBfQ0RSX0NLX0RFTEFZX01BU0sgKDB4ZiA8PCAxNikKPj4gKyNk ZWZpbmUgTUlQSV9SWF9BTkEyOF9DU0kwQl9SR19DU0kwQl9DUEhZX1QwX0hTREVUX1NFTF9TSElG VCAyMAo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTI4X0NTSTBCX1JHX0NTSTBCX0NQSFlfVDBfSFNE RVRfU0VMX01BU0sgKDB4MyA8PCAyMCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEyOF9DU0kwQl9S R19DU0kwQl9DUEhZX1QwX0NEUl9NQU5VQUxfRU5fU0hJRlQgMjQKPj4gKyNkZWZpbmUgTUlQSV9S WF9BTkEyOF9DU0kwQl9SR19DU0kwQl9DUEhZX1QwX0NEUl9NQU5VQUxfRU5fTUFTSyAoMHgxIDw8 IDI0KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTJDX0NTSTBCICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgMHgxMDJDCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMkNfQ1NJMEJfUkdf Q1NJMEJfQ1BIWV9UMF9DRFJfSU5JVF9DT0RFX1NISUZUIDAKPj4gKyNkZWZpbmUgTUlQSV9SWF9B TkEyQ19DU0kwQl9SR19DU0kwQl9DUEhZX1QwX0NEUl9JTklUX0NPREVfTUFTSyAoMHgxZiA8PCAw KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTJDX0NTSTBCX1JHX0NTSTBCX0NQSFlfVDBfQ0RSX0VB UkxZX0NPREVfU0hJRlQgOAo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTJDX0NTSTBCX1JHX0NTSTBC X0NQSFlfVDBfQ0RSX0VBUkxZX0NPREVfTUFTSyAoMHgxZiA8PCA4KQo+PiArI2RlZmluZSBNSVBJ X1JYX0FOQTJDX0NTSTBCX1JHX0NTSTBCX0NQSFlfVDBfQ0RSX0xBVEVfQ09ERV9TSElGVCAxNgo+ PiArI2RlZmluZSBNSVBJX1JYX0FOQTJDX0NTSTBCX1JHX0NTSTBCX0NQSFlfVDBfQ0RSX0xBVEVf Q09ERV9NQVNLICgweDFmIDw8IDE2KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTM0X0NTSTBCICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgxMDM0Cj4+ICsjZGVmaW5lIE1JUElf UlhfQU5BMzRfQ1NJMEJfUkdfQ1NJMEJfQ1BIWV9UMV9DRFJfRElSRUNUX0VOX1NISUZUIDAKPj4g KyNkZWZpbmUgTUlQSV9SWF9BTkEzNF9DU0kwQl9SR19DU0kwQl9DUEhZX1QxX0NEUl9ESVJFQ1Rf RU5fTUFTSyAoMHgxIDw8IDApCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMzRfQ1NJMEJfUkdfQ1NJ MEJfQ1BIWV9UMV9DRFJfQVVUT0xPQURfRU5fU0hJRlQgMQo+PiArI2RlZmluZSBNSVBJX1JYX0FO QTM0X0NTSTBCX1JHX0NTSTBCX0NQSFlfVDFfQ0RSX0FVVE9MT0FEX0VOX01BU0sgKDB4MSA8PCAx KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTM0X0NTSTBCX1JHX0NTSTBCX0NQSFlfVDFfQ0RSX0xQ Rl9DVFJMX1NISUZUIDIKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEzNF9DU0kwQl9SR19DU0kwQl9D UEhZX1QxX0NEUl9MUEZfQ1RSTF9NQVNLICgweDMgPDwgMikKPj4gKyNkZWZpbmUgTUlQSV9SWF9B TkEzNF9DU0kwQl9SR19DU0kwQl9DUEhZX1QxX0NEUl9BQl9XSURUSF9TSElGVCA0Cj4+ICsjZGVm aW5lIE1JUElfUlhfQU5BMzRfQ1NJMEJfUkdfQ1NJMEJfQ1BIWV9UMV9DRFJfQUJfV0lEVEhfTUFT SyAoMHhmIDw8IDQpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMzRfQ1NJMEJfUkdfQ1NJMEJfQ1BI WV9UMV9DRFJfQkNfV0lEVEhfU0hJRlQgOAo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTM0X0NTSTBC X1JHX0NTSTBCX0NQSFlfVDFfQ0RSX0JDX1dJRFRIX01BU0sgKDB4ZiA8PCA4KQo+PiArI2RlZmlu ZSBNSVBJX1JYX0FOQTM0X0NTSTBCX1JHX0NTSTBCX0NQSFlfVDFfQ0RSX0NBX1dJRFRIX1NISUZU IDEyCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMzRfQ1NJMEJfUkdfQ1NJMEJfQ1BIWV9UMV9DRFJf Q0FfV0lEVEhfTUFTSyAoMHhmIDw8IDEyKQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTM0X0NTSTBC X1JHX0NTSTBCX0NQSFlfVDFfQ0RSX0NLX0RFTEFZX1NISUZUIDE2Cj4+ICsjZGVmaW5lIE1JUElf UlhfQU5BMzRfQ1NJMEJfUkdfQ1NJMEJfQ1BIWV9UMV9DRFJfQ0tfREVMQVlfTUFTSyAoMHhmIDw8 IDE2KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTM0X0NTSTBCX1JHX0NTSTBCX0NQSFlfVDFfSFNE RVRfU0VMX1NISUZUIDIwCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMzRfQ1NJMEJfUkdfQ1NJMEJf Q1BIWV9UMV9IU0RFVF9TRUxfTUFTSyAoMHgzIDw8IDIwKQo+PiArI2RlZmluZSBNSVBJX1JYX0FO QTM0X0NTSTBCX1JHX0NTSTBCX0NQSFlfVDFfQ0RSX01BTlVBTF9FTl9TSElGVCAyNAo+PiArI2Rl ZmluZSBNSVBJX1JYX0FOQTM0X0NTSTBCX1JHX0NTSTBCX0NQSFlfVDFfQ0RSX01BTlVBTF9FTl9N QVNLICgweDEgPDwgMjQpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMzhfQ1NJMEIgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAweDEwMzgKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEz OF9DU0kwQl9SR19DU0kwQl9DUEhZX1QxX0NEUl9JTklUX0NPREVfU0hJRlQgMAo+PiArI2RlZmlu ZSBNSVBJX1JYX0FOQTM4X0NTSTBCX1JHX0NTSTBCX0NQSFlfVDFfQ0RSX0lOSVRfQ09ERV9NQVNL ICgweDFmIDw8IDApCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMzhfQ1NJMEJfUkdfQ1NJMEJfQ1BI WV9UMV9DRFJfRUFSTFlfQ09ERV9TSElGVCA4Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMzhfQ1NJ MEJfUkdfQ1NJMEJfQ1BIWV9UMV9DRFJfRUFSTFlfQ09ERV9NQVNLICgweDFmIDw8IDgpCj4+ICsj ZGVmaW5lIE1JUElfUlhfQU5BMzhfQ1NJMEJfUkdfQ1NJMEJfQ1BIWV9UMV9DRFJfTEFURV9DT0RF X1NISUZUIDE2Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMzhfQ1NJMEJfUkdfQ1NJMEJfQ1BIWV9U MV9DRFJfTEFURV9DT0RFX01BU0sgKDB4MWYgPDwgMTYpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5B NDhfQ1NJMEIgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDEwNDgKPj4gKyNk ZWZpbmUgTUlQSV9SWF9BTkE0OF9DU0kwQl9SR1NfQ1NJMEJfQ0RQSFlfTDBfVDBBQl9PU19DQUxf Q1BMVF9TSElGVCAwCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BNDhfQ1NJMEJfUkdTX0NTSTBCX0NE UEhZX0wwX1QwQUJfT1NfQ0FMX0NQTFRfTUFTSyAoMHgxIDw8IDApCj4+ICsjZGVmaW5lIE1JUElf UlhfQU5BNDhfQ1NJMEJfUkdTX0NTSTBCX0NQSFlfVDBDQV9PU19DQUxfQ1BMVF9TSElGVCAxCj4+ ICsjZGVmaW5lIE1JUElfUlhfQU5BNDhfQ1NJMEJfUkdTX0NTSTBCX0NQSFlfVDBDQV9PU19DQUxf Q1BMVF9NQVNLICgweDEgPDwgMSkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkE0OF9DU0kwQl9SR1Nf Q1NJMEJfQ1BIWV9UMEJDX09TX0NBTF9DUExUX1NISUZUIDIKPj4gKyNkZWZpbmUgTUlQSV9SWF9B TkE0OF9DU0kwQl9SR1NfQ1NJMEJfQ1BIWV9UMEJDX09TX0NBTF9DUExUX01BU0sgKDB4MSA8PCAy KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTQ4X0NTSTBCX1JHU19DU0kwQl9DRFBIWV9MMV9UMUFC X09TX0NBTF9DUExUX1NISUZUIDMKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkE0OF9DU0kwQl9SR1Nf Q1NJMEJfQ0RQSFlfTDFfVDFBQl9PU19DQUxfQ1BMVF9NQVNLICgweDEgPDwgMykKPj4gKyNkZWZp bmUgTUlQSV9SWF9BTkE0OF9DU0kwQl9SR1NfQ1NJMEJfQ1BIWV9UMUNBX09TX0NBTF9DUExUX1NI SUZUIDQKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkE0OF9DU0kwQl9SR1NfQ1NJMEJfQ1BIWV9UMUNB X09TX0NBTF9DUExUX01BU0sgKDB4MSA8PCA0KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTQ4X0NT STBCX1JHU19DU0kwQl9DRFBIWV9MMl9UMUJDX09TX0NBTF9DUExUX1NISUZUIDUKPj4gKyNkZWZp bmUgTUlQSV9SWF9BTkE0OF9DU0kwQl9SR1NfQ1NJMEJfQ0RQSFlfTDJfVDFCQ19PU19DQUxfQ1BM VF9NQVNLICgweDEgPDwgNSkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkE0OF9DU0kwQl9SR1NfQ1NJ MEJfT1NfQ0FMX0NPREVfU0hJRlQgOAo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTQ4X0NTSTBCX1JH U19DU0kwQl9PU19DQUxfQ09ERV9NQVNLICgweGZmIDw8IDgpCj4+ICsjZGVmaW5lIE1JUElfUlhf V1JBUFBFUjgwX0NTSTBCICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDEwODAKPj4g KyNkZWZpbmUgTUlQSV9SWF9XUkFQUEVSODBfQ1NJMEJfQ1NSX0NTSV9DTEtfTU9OX1NISUZUIDAK Pj4gKyNkZWZpbmUgTUlQSV9SWF9XUkFQUEVSODBfQ1NJMEJfQ1NSX0NTSV9DTEtfTU9OX01BU0sg KDB4MSA8PCAwKQo+PiArI2RlZmluZSBNSVBJX1JYX1dSQVBQRVI4MF9DU0kwQl9DU1JfQ1NJX0NM S19FTl9TSElGVCAxCj4+ICsjZGVmaW5lIE1JUElfUlhfV1JBUFBFUjgwX0NTSTBCX0NTUl9DU0lf Q0xLX0VOX01BU0sgKDB4MSA8PCAxKQo+PiArI2RlZmluZSBNSVBJX1JYX1dSQVBQRVI4MF9DU0kw Ql9DU1JfQ1NJX01PTl9NVVhfU0hJRlQgOAo+PiArI2RlZmluZSBNSVBJX1JYX1dSQVBQRVI4MF9D U0kwQl9DU1JfQ1NJX01PTl9NVVhfTUFTSyAoMHhmZiA8PCA4KQo+PiArI2RlZmluZSBNSVBJX1JY X1dSQVBQRVI4MF9DU0kwQl9DU1JfQ1NJX1JTVF9NT0RFX1NISUZUIDE2Cj4+ICsjZGVmaW5lIE1J UElfUlhfV1JBUFBFUjgwX0NTSTBCX0NTUl9DU0lfUlNUX01PREVfTUFTSyAoMHgzIDw8IDE2KQo+ PiArI2RlZmluZSBNSVBJX1JYX1dSQVBQRVI4MF9DU0kwQl9DU1JfU1dfUlNUX1NISUZUIDI0Cj4+ ICsjZGVmaW5lIE1JUElfUlhfV1JBUFBFUjgwX0NTSTBCX0NTUl9TV19SU1RfTUFTSyAoMHhmIDw8 IDI0KQo+PiArI2RlZmluZSBNSVBJX1JYX1dSQVBQRVI4NF9DU0kwQiAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgMHgxMDg0Cj4+ICsjZGVmaW5lIE1JUElfUlhfV1JBUFBFUjg0X0NTSTBC X0NTSV9ERUJVR19PVVRfU0hJRlQgMAo+PiArI2RlZmluZSBNSVBJX1JYX1dSQVBQRVI4NF9DU0kw Ql9DU0lfREVCVUdfT1VUX01BU0sgKDB4ZmZmZmZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgTUlQSV9S WF9XUkFQUEVSODhfQ1NJMEIgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MTA4OAo+ PiArI2RlZmluZSBNSVBJX1JYX1dSQVBQRVI4OF9DU0kwQl9DU1JfU1dfTU9ERV8wX1NISUZUIDAK Pj4gKyNkZWZpbmUgTUlQSV9SWF9XUkFQUEVSODhfQ1NJMEJfQ1NSX1NXX01PREVfMF9NQVNLICgw eGZmZmZmZmZmIDw8IDApCj4+ICsjZGVmaW5lIE1JUElfUlhfV1JBUFBFUjhDX0NTSTBCICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAweDEwOEMKPj4gKyNkZWZpbmUgTUlQSV9SWF9XUkFQ UEVSOENfQ1NJMEJfQ1NSX1NXX01PREVfMV9TSElGVCAwCj4+ICsjZGVmaW5lIE1JUElfUlhfV1JB UFBFUjhDX0NTSTBCX0NTUl9TV19NT0RFXzFfTUFTSyAoMHhmZmZmZmZmZiA8PCAwKQo+PiArI2Rl ZmluZSBNSVBJX1JYX1dSQVBQRVI5MF9DU0kwQiAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgMHgxMDkwCj4+ICsjZGVmaW5lIE1JUElfUlhfV1JBUFBFUjkwX0NTSTBCX0NTUl9TV19NT0RF XzJfU0hJRlQgMAo+PiArI2RlZmluZSBNSVBJX1JYX1dSQVBQRVI5MF9DU0kwQl9DU1JfU1dfTU9E RV8yX01BU0sgKDB4ZmZmZmZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9XUkFQUEVSOTRf Q1NJMEIgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MTA5NAo+PiArI2RlZmluZSBN SVBJX1JYX1dSQVBQRVI5NF9DU0kwQl9DU1JfU1dfVkFMVUVfMF9TSElGVCAwCj4+ICsjZGVmaW5l IE1JUElfUlhfV1JBUFBFUjk0X0NTSTBCX0NTUl9TV19WQUxVRV8wX01BU0sgKDB4ZmZmZmZmZmYg PDwgMCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9XUkFQUEVSOThfQ1NJMEIgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgIDB4MTA5OAo+PiArI2RlZmluZSBNSVBJX1JYX1dSQVBQRVI5OF9DU0kw Ql9DU1JfU1dfVkFMVUVfMV9TSElGVCAwCj4+ICsjZGVmaW5lIE1JUElfUlhfV1JBUFBFUjk4X0NT STBCX0NTUl9TV19WQUxVRV8xX01BU0sgKDB4ZmZmZmZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgTUlQ SV9SWF9XUkFQUEVSOUNfQ1NJMEIgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MTA5 Qwo+PiArI2RlZmluZSBNSVBJX1JYX1dSQVBQRVI5Q19DU0kwQl9DU1JfU1dfVkFMVUVfMl9TSElG VCAwCj4+ICsjZGVmaW5lIE1JUElfUlhfV1JBUFBFUjlDX0NTSTBCX0NTUl9TV19WQUxVRV8yX01B U0sgKDB4ZmZmZmZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkFBNF9DU0kwQiAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MTBBNAo+PiArI2RlZmluZSBNSVBJX1JY X0FOQUE0X0NTSTBCX1JHX0NTSTBCX0NEUEhZX0wwX1QwX1NZTkNfSU5JVF9TRUxfU0hJRlQgMAo+ PiArI2RlZmluZSBNSVBJX1JYX0FOQUE0X0NTSTBCX1JHX0NTSTBCX0NEUEhZX0wwX1QwX1NZTkNf SU5JVF9TRUxfTUFTSyAoMHgxIDw8IDApCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BQTRfQ1NJMEJf UkdfQ1NJMEJfQ0RQSFlfTDBfVDBfRk9SQ0VfSU5JVF9TSElGVCAxCj4+ICsjZGVmaW5lIE1JUElf UlhfQU5BQTRfQ1NJMEJfUkdfQ1NJMEJfQ0RQSFlfTDBfVDBfRk9SQ0VfSU5JVF9NQVNLICgweDEg PDwgMSkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkFBNF9DU0kwQl9SR19DU0kwQl9EUEhZX0wxX1NZ TkNfSU5JVF9TRUxfU0hJRlQgMgo+PiArI2RlZmluZSBNSVBJX1JYX0FOQUE0X0NTSTBCX1JHX0NT STBCX0RQSFlfTDFfU1lOQ19JTklUX1NFTF9NQVNLICgweDEgPDwgMikKPj4gKyNkZWZpbmUgTUlQ SV9SWF9BTkFBNF9DU0kwQl9SR19DU0kwQl9EUEhZX0wxX0ZPUkNFX0lOSVRfU0hJRlQgMwo+PiAr I2RlZmluZSBNSVBJX1JYX0FOQUE0X0NTSTBCX1JHX0NTSTBCX0RQSFlfTDFfRk9SQ0VfSU5JVF9N QVNLICgweDEgPDwgMykKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkFBNF9DU0kwQl9SR19DU0kwQl9D RFBIWV9MMl9UMV9TWU5DX0lOSVRfU0VMX1NISUZUIDQKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkFB NF9DU0kwQl9SR19DU0kwQl9DRFBIWV9MMl9UMV9TWU5DX0lOSVRfU0VMX01BU0sgKDB4MSA8PCA0 KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQUE0X0NTSTBCX1JHX0NTSTBCX0NEUEhZX0wyX1QxX0ZP UkNFX0lOSVRfU0hJRlQgNQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQUE0X0NTSTBCX1JHX0NTSTBC X0NEUEhZX0wyX1QxX0ZPUkNFX0lOSVRfTUFTSyAoMHgxIDw8IDUpCj4+ICsjZGVmaW5lIE1JUElf UlhfQU5BQThfQ1NJMEIgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDEwQTgK Pj4gKyNkZWZpbmUgTUlQSV9SWF9BTkFBOF9DU0kwQl9SR19DU0kwQl9DRFBIWV9MMF9UMF9CWVRF Q0tfSU5WRVJUX1NISUZUIDAKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkFBOF9DU0kwQl9SR19DU0kw Ql9DRFBIWV9MMF9UMF9CWVRFQ0tfSU5WRVJUX01BU0sgKDB4MSA8PCAwKQo+PiArI2RlZmluZSBN SVBJX1JYX0FOQUE4X0NTSTBCX1JHX0NTSTBCX0RQSFlfTDFfQllURUNLX0lOVkVSVF9TSElGVCAx Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BQThfQ1NJMEJfUkdfQ1NJMEJfRFBIWV9MMV9CWVRFQ0tf SU5WRVJUX01BU0sgKDB4MSA8PCAxKQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQUE4X0NTSTBCX1JH X0NTSTBCX0NEUEhZX0wyX1QxX0JZVEVDS19JTlZFUlRfU0hJRlQgMgo+PiArI2RlZmluZSBNSVBJ X1JYX0FOQUE4X0NTSTBCX1JHX0NTSTBCX0NEUEhZX0wyX1QxX0JZVEVDS19JTlZFUlRfTUFTSyAo MHgxIDw8IDIpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BQThfQ1NJMEJfUkdfQ1NJMEJfRFBIWV9I U0RFVF9MRVZFTF9NT0RFX0VOX1NISUZUIDMKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkFBOF9DU0kw Ql9SR19DU0kwQl9EUEhZX0hTREVUX0xFVkVMX01PREVfRU5fTUFTSyAoMHgxIDw8IDMpCj4+ICsj ZGVmaW5lIE1JUElfUlhfQU5BQThfQ1NJMEJfUkdfQ1NJMEJfT1NfQ0FMX1NFTF9TSElGVCA0Cj4+ ICsjZGVmaW5lIE1JUElfUlhfQU5BQThfQ1NJMEJfUkdfQ1NJMEJfT1NfQ0FMX1NFTF9NQVNLICgw eDcgPDwgNCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkFBOF9DU0kwQl9SR19DU0kwQl9EUEhZX0hT REVUX0RJR19CQUNLX0VOX1NISUZUIDcKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkFBOF9DU0kwQl9S R19DU0kwQl9EUEhZX0hTREVUX0RJR19CQUNLX0VOX01BU0sgKDB4MSA8PCA3KQo+PiArI2RlZmlu ZSBNSVBJX1JYX0FOQUE4X0NTSTBCX1JHX0NTSTBCX0NEUEhZX0RFTEFZQ0FMX0NLX1NFTF9TSElG VCA4Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BQThfQ1NJMEJfUkdfQ1NJMEJfQ0RQSFlfREVMQVlD QUxfQ0tfU0VMX01BU0sgKDB4NyA8PCA4KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQUE4X0NTSTBC X1JHX0NTSTBCX09TX0NBTF9ESVZfU0hJRlQgMTEKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkFBOF9D U0kwQl9SR19DU0kwQl9PU19DQUxfRElWX01BU0sgKDB4MyA8PCAxMSkKPj4gKyNkZWZpbmUgTUlQ SV9SWF9BTkEwMF9DU0kxQSAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MjAw MAo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTAwX0NTSTFBX1JHX0NTSTFBX0VRX1BST1RFQ1RfRU5f U0hJRlQgMQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTAwX0NTSTFBX1JHX0NTSTFBX0VRX1BST1RF Q1RfRU5fTUFTSyAoMHgxIDw8IDEpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMDBfQ1NJMUFfUkdf Q1NJMUFfQkdfTFBGX0VOX1NISUZUIDIKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEwMF9DU0kxQV9S R19DU0kxQV9CR19MUEZfRU5fTUFTSyAoMHgxIDw8IDIpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5B MDBfQ1NJMUFfUkdfQ1NJMUFfQkdfQ09SRV9FTl9TSElGVCAzCj4+ICsjZGVmaW5lIE1JUElfUlhf QU5BMDBfQ1NJMUFfUkdfQ1NJMUFfQkdfQ09SRV9FTl9NQVNLICgweDEgPDwgMykKPj4gKyNkZWZp bmUgTUlQSV9SWF9BTkEwMF9DU0kxQV9SR19DU0kxQV9EUEhZX0wwX0NLTU9ERV9FTl9TSElGVCA1 Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMDBfQ1NJMUFfUkdfQ1NJMUFfRFBIWV9MMF9DS01PREVf RU5fTUFTSyAoMHgxIDw8IDUpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMDBfQ1NJMUFfUkdfQ1NJ MUFfRFBIWV9MMF9DS1NFTF9TSElGVCA2Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMDBfQ1NJMUFf UkdfQ1NJMUFfRFBIWV9MMF9DS1NFTF9NQVNLICgweDEgPDwgNikKPj4gKyNkZWZpbmUgTUlQSV9S WF9BTkEwMF9DU0kxQV9SR19DU0kxQV9EUEhZX0wxX0NLTU9ERV9FTl9TSElGVCA4Cj4+ICsjZGVm aW5lIE1JUElfUlhfQU5BMDBfQ1NJMUFfUkdfQ1NJMUFfRFBIWV9MMV9DS01PREVfRU5fTUFTSyAo MHgxIDw8IDgpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMDBfQ1NJMUFfUkdfQ1NJMUFfRFBIWV9M MV9DS1NFTF9TSElGVCA5Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMDBfQ1NJMUFfUkdfQ1NJMUFf RFBIWV9MMV9DS1NFTF9NQVNLICgweDEgPDwgOSkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEwMF9D U0kxQV9SR19DU0kxQV9EUEhZX0wyX0NLTU9ERV9FTl9TSElGVCAxMQo+PiArI2RlZmluZSBNSVBJ X1JYX0FOQTAwX0NTSTFBX1JHX0NTSTFBX0RQSFlfTDJfQ0tNT0RFX0VOX01BU0sgKDB4MSA8PCAx MSkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEwMF9DU0kxQV9SR19DU0kxQV9EUEhZX0wyX0NLU0VM X1NISUZUIDEyCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMDBfQ1NJMUFfUkdfQ1NJMUFfRFBIWV9M Ml9DS1NFTF9NQVNLICgweDEgPDwgMTIpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMDRfQ1NJMUEg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDIwMDQKPj4gKyNkZWZpbmUgTUlQ SV9SWF9BTkEwNF9DU0kxQV9SR19DU0kxQV9CR19MUFJYX1ZUSF9TRUxfU0hJRlQgMAo+PiArI2Rl ZmluZSBNSVBJX1JYX0FOQTA0X0NTSTFBX1JHX0NTSTFBX0JHX0xQUlhfVlRIX1NFTF9NQVNLICgw eDcgPDwgMCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEwNF9DU0kxQV9SR19DU0kxQV9CR19MUFJY X1ZUTF9TRUxfU0hJRlQgNAo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTA0X0NTSTFBX1JHX0NTSTFB X0JHX0xQUlhfVlRMX1NFTF9NQVNLICgweDcgPDwgNCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEw NF9DU0kxQV9SR19DU0kxQV9CR19IU0RFVF9WVEhfU0VMX1NISUZUIDgKPj4gKyNkZWZpbmUgTUlQ SV9SWF9BTkEwNF9DU0kxQV9SR19DU0kxQV9CR19IU0RFVF9WVEhfU0VMX01BU0sgKDB4NyA8PCA4 KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTA0X0NTSTFBX1JHX0NTSTFBX0JHX0hTREVUX1ZUTF9T RUxfU0hJRlQgMTIKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEwNF9DU0kxQV9SR19DU0kxQV9CR19I U0RFVF9WVExfU0VMX01BU0sgKDB4NyA8PCAxMikKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEwNF9D U0kxQV9SR19DU0kxQV9CR19WUkVGX1NFTF9TSElGVCAxNgo+PiArI2RlZmluZSBNSVBJX1JYX0FO QTA0X0NTSTFBX1JHX0NTSTFBX0JHX1ZSRUZfU0VMX01BU0sgKDB4ZiA8PCAxNikKPj4gKyNkZWZp bmUgTUlQSV9SWF9BTkEwNF9DU0kxQV9SR19DU0kxQV9CR19NT05fVlJFRl9TRUxfU0hJRlQgMjQK Pj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEwNF9DU0kxQV9SR19DU0kxQV9CR19NT05fVlJFRl9TRUxf TUFTSyAoMHhmIDw8IDI0KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTA0X0NTSTFBX1JHX0NTSTFB X0ZPUkNFX0hTUlRfRU5fU0hJRlQgMjgKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEwNF9DU0kxQV9S R19DU0kxQV9GT1JDRV9IU1JUX0VOX01BU0sgKDB4MSA8PCAyOCkKPj4gKyNkZWZpbmUgTUlQSV9S WF9BTkEwOF9DU0kxQSAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MjAwOAo+ PiArI2RlZmluZSBNSVBJX1JYX0FOQTA4X0NTSTFBX1JHX0NTSTFBX0wwUF9IU1JUX0NPREVfU0hJ RlQgMAo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTA4X0NTSTFBX1JHX0NTSTFBX0wwUF9IU1JUX0NP REVfTUFTSyAoMHgxZiA8PCAwKQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTA4X0NTSTFBX1JHX0NT STFBX0wwTl9IU1JUX0NPREVfU0hJRlQgOAo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTA4X0NTSTFB X1JHX0NTSTFBX0wwTl9IU1JUX0NPREVfTUFTSyAoMHgxZiA8PCA4KQo+PiArI2RlZmluZSBNSVBJ X1JYX0FOQTA4X0NTSTFBX1JHX0NTSTFBX0wxUF9IU1JUX0NPREVfU0hJRlQgMTYKPj4gKyNkZWZp bmUgTUlQSV9SWF9BTkEwOF9DU0kxQV9SR19DU0kxQV9MMVBfSFNSVF9DT0RFX01BU0sgKDB4MWYg PDwgMTYpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMDhfQ1NJMUFfUkdfQ1NJMUFfTDFOX0hTUlRf Q09ERV9TSElGVCAyNAo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTA4X0NTSTFBX1JHX0NTSTFBX0wx Tl9IU1JUX0NPREVfTUFTSyAoMHgxZiA8PCAyNCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEwQ19D U0kxQSAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MjAwQwo+PiArI2RlZmlu ZSBNSVBJX1JYX0FOQTBDX0NTSTFBX1JHX0NTSTFBX0wyUF9IU1JUX0NPREVfU0hJRlQgMAo+PiAr I2RlZmluZSBNSVBJX1JYX0FOQTBDX0NTSTFBX1JHX0NTSTFBX0wyUF9IU1JUX0NPREVfTUFTSyAo MHgxZiA8PCAwKQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTBDX0NTSTFBX1JHX0NTSTFBX0wyTl9I U1JUX0NPREVfU0hJRlQgOAo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTBDX0NTSTFBX1JHX0NTSTFB X0wyTl9IU1JUX0NPREVfTUFTSyAoMHgxZiA8PCA4KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTEw X0NTSTFBICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgyMDEwCj4+ICsjZGVm aW5lIE1JUElfUlhfQU5BMTBfQ1NJMUFfUkdfQ1NJMUFfRFBIWV9MMF9ERUxBWUNBTF9FTl9TSElG VCAwCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMTBfQ1NJMUFfUkdfQ1NJMUFfRFBIWV9MMF9ERUxB WUNBTF9FTl9NQVNLICgweDEgPDwgMCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExMF9DU0kxQV9S R19DU0kxQV9EUEhZX0wwX0RFTEFZQ0FMX1JTVEJfU0hJRlQgMQo+PiArI2RlZmluZSBNSVBJX1JY X0FOQTEwX0NTSTFBX1JHX0NTSTFBX0RQSFlfTDBfREVMQVlDQUxfUlNUQl9NQVNLICgweDEgPDwg MSkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExMF9DU0kxQV9SR19DU0kxQV9EUEhZX0wwX1ZSRUZf U0VMX1NISUZUIDIKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExMF9DU0kxQV9SR19DU0kxQV9EUEhZ X0wwX1ZSRUZfU0VMX01BU0sgKDB4M2YgPDwgMikKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExMF9D U0kxQV9SR19DU0kxQV9EUEhZX0wxX0RFTEFZQ0FMX0VOX1NISUZUIDgKPj4gKyNkZWZpbmUgTUlQ SV9SWF9BTkExMF9DU0kxQV9SR19DU0kxQV9EUEhZX0wxX0RFTEFZQ0FMX0VOX01BU0sgKDB4MSA8 PCA4KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTEwX0NTSTFBX1JHX0NTSTFBX0RQSFlfTDFfREVM QVlDQUxfUlNUQl9TSElGVCA5Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMTBfQ1NJMUFfUkdfQ1NJ MUFfRFBIWV9MMV9ERUxBWUNBTF9SU1RCX01BU0sgKDB4MSA8PCA5KQo+PiArI2RlZmluZSBNSVBJ X1JYX0FOQTEwX0NTSTFBX1JHX0NTSTFBX0RQSFlfTDFfVlJFRl9TRUxfU0hJRlQgMTAKPj4gKyNk ZWZpbmUgTUlQSV9SWF9BTkExMF9DU0kxQV9SR19DU0kxQV9EUEhZX0wxX1ZSRUZfU0VMX01BU0sg KDB4M2YgPDwgMTApCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMTBfQ1NJMUFfUkdfQ1NJMUFfRFBI WV9MMl9ERUxBWUNBTF9FTl9TSElGVCAxNgo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTEwX0NTSTFB X1JHX0NTSTFBX0RQSFlfTDJfREVMQVlDQUxfRU5fTUFTSyAoMHgxIDw8IDE2KQo+PiArI2RlZmlu ZSBNSVBJX1JYX0FOQTEwX0NTSTFBX1JHX0NTSTFBX0RQSFlfTDJfREVMQVlDQUxfUlNUQl9TSElG VCAxNwo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTEwX0NTSTFBX1JHX0NTSTFBX0RQSFlfTDJfREVM QVlDQUxfUlNUQl9NQVNLICgweDEgPDwgMTcpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMTBfQ1NJ MUFfUkdfQ1NJMUFfRFBIWV9MMl9WUkVGX1NFTF9TSElGVCAxOAo+PiArI2RlZmluZSBNSVBJX1JY X0FOQTEwX0NTSTFBX1JHX0NTSTFBX0RQSFlfTDJfVlJFRl9TRUxfTUFTSyAoMHgzZiA8PCAxOCkK Pj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExOF9DU0kxQSAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgIDB4MjAxOAo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTE4X0NTSTFBX1JHX0NTSTFB X0wwX0VRX09TX0NBTF9FTl9TSElGVCAwCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMThfQ1NJMUFf UkdfQ1NJMUFfTDBfRVFfT1NfQ0FMX0VOX01BU0sgKDB4MSA8PCAwKQo+PiArI2RlZmluZSBNSVBJ X1JYX0FOQTE4X0NTSTFBX1JHX0NTSTFBX0wwX0VRX01PTl9FTl9TSElGVCAxCj4+ICsjZGVmaW5l IE1JUElfUlhfQU5BMThfQ1NJMUFfUkdfQ1NJMUFfTDBfRVFfTU9OX0VOX01BU0sgKDB4MSA8PCAx KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTE4X0NTSTFBX1JHX0NTSTFBX0wwX0VRX1NDQV9TSElG VCAyCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMThfQ1NJMUFfUkdfQ1NJMUFfTDBfRVFfU0NBX01B U0sgKDB4MSA8PCAyKQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTE4X0NTSTFBX1JHX0NTSTFBX0ww X0VRX1NDQl9TSElGVCAzCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMThfQ1NJMUFfUkdfQ1NJMUFf TDBfRVFfU0NCX01BU0sgKDB4MSA8PCAzKQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTE4X0NTSTFB X1JHX0NTSTFBX0wwX0VRX0lTX1NISUZUIDQKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExOF9DU0kx QV9SR19DU0kxQV9MMF9FUV9JU19NQVNLICgweDMgPDwgNCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9B TkExOF9DU0kxQV9SR19DU0kxQV9MMF9FUV9CV19TSElGVCA2Cj4+ICsjZGVmaW5lIE1JUElfUlhf QU5BMThfQ1NJMUFfUkdfQ1NJMUFfTDBfRVFfQldfTUFTSyAoMHgzIDw8IDYpCj4+ICsjZGVmaW5l IE1JUElfUlhfQU5BMThfQ1NJMUFfUkdfQ1NJMUFfTDBfRVFfU1JBX1NISUZUIDgKPj4gKyNkZWZp bmUgTUlQSV9SWF9BTkExOF9DU0kxQV9SR19DU0kxQV9MMF9FUV9TUkFfTUFTSyAoMHhmIDw8IDgp Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMThfQ1NJMUFfUkdfQ1NJMUFfTDBfRVFfU1JCX1NISUZU IDEyCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMThfQ1NJMUFfUkdfQ1NJMUFfTDBfRVFfU1JCX01B U0sgKDB4ZiA8PCAxMikKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExOF9DU0kxQV9SR19DU0kxQV9M MV9FUV9PU19DQUxfRU5fU0hJRlQgMTYKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExOF9DU0kxQV9S R19DU0kxQV9MMV9FUV9PU19DQUxfRU5fTUFTSyAoMHgxIDw8IDE2KQo+PiArI2RlZmluZSBNSVBJ X1JYX0FOQTE4X0NTSTFBX1JHX0NTSTFBX0wxX0VRX01PTl9FTl9TSElGVCAxNwo+PiArI2RlZmlu ZSBNSVBJX1JYX0FOQTE4X0NTSTFBX1JHX0NTSTFBX0wxX0VRX01PTl9FTl9NQVNLICgweDEgPDwg MTcpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMThfQ1NJMUFfUkdfQ1NJMUFfTDFfRVFfU0NBX1NI SUZUIDE4Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMThfQ1NJMUFfUkdfQ1NJMUFfTDFfRVFfU0NB X01BU0sgKDB4MSA8PCAxOCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExOF9DU0kxQV9SR19DU0kx QV9MMV9FUV9TQ0JfU0hJRlQgMTkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExOF9DU0kxQV9SR19D U0kxQV9MMV9FUV9TQ0JfTUFTSyAoMHgxIDw8IDE5KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTE4 X0NTSTFBX1JHX0NTSTFBX0wxX0VRX0lTX1NISUZUIDIwCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5B MThfQ1NJMUFfUkdfQ1NJMUFfTDFfRVFfSVNfTUFTSyAoMHgzIDw8IDIwKQo+PiArI2RlZmluZSBN SVBJX1JYX0FOQTE4X0NTSTFBX1JHX0NTSTFBX0wxX0VRX0JXX1NISUZUIDIyCj4+ICsjZGVmaW5l IE1JUElfUlhfQU5BMThfQ1NJMUFfUkdfQ1NJMUFfTDFfRVFfQldfTUFTSyAoMHgzIDw8IDIyKQo+ PiArI2RlZmluZSBNSVBJX1JYX0FOQTE4X0NTSTFBX1JHX0NTSTFBX0wxX0VRX1NSQV9TSElGVCAy NAo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTE4X0NTSTFBX1JHX0NTSTFBX0wxX0VRX1NSQV9NQVNL ICgweGYgPDwgMjQpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMThfQ1NJMUFfUkdfQ1NJMUFfTDFf RVFfU1JCX1NISUZUIDI4Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMThfQ1NJMUFfUkdfQ1NJMUFf TDFfRVFfU1JCX01BU0sgKDB4ZiA8PCAyOCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExQ19DU0kx QSAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MjAxQwo+PiArI2RlZmluZSBN SVBJX1JYX0FOQTFDX0NTSTFBX1JHX0NTSTFBX0wyX0VRX09TX0NBTF9FTl9TSElGVCAwCj4+ICsj ZGVmaW5lIE1JUElfUlhfQU5BMUNfQ1NJMUFfUkdfQ1NJMUFfTDJfRVFfT1NfQ0FMX0VOX01BU0sg KDB4MSA8PCAwKQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTFDX0NTSTFBX1JHX0NTSTFBX0wyX0VR X01PTl9FTl9TSElGVCAxCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMUNfQ1NJMUFfUkdfQ1NJMUFf TDJfRVFfTU9OX0VOX01BU0sgKDB4MSA8PCAxKQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTFDX0NT STFBX1JHX0NTSTFBX0wyX0VRX1NDQV9TSElGVCAyCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMUNf Q1NJMUFfUkdfQ1NJMUFfTDJfRVFfU0NBX01BU0sgKDB4MSA8PCAyKQo+PiArI2RlZmluZSBNSVBJ X1JYX0FOQTFDX0NTSTFBX1JHX0NTSTFBX0wyX0VRX1NDQl9TSElGVCAzCj4+ICsjZGVmaW5lIE1J UElfUlhfQU5BMUNfQ1NJMUFfUkdfQ1NJMUFfTDJfRVFfU0NCX01BU0sgKDB4MSA8PCAzKQo+PiAr I2RlZmluZSBNSVBJX1JYX0FOQTFDX0NTSTFBX1JHX0NTSTFBX0wyX0VRX0lTX1NISUZUIDQKPj4g KyNkZWZpbmUgTUlQSV9SWF9BTkExQ19DU0kxQV9SR19DU0kxQV9MMl9FUV9JU19NQVNLICgweDMg PDwgNCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExQ19DU0kxQV9SR19DU0kxQV9MMl9FUV9CV19T SElGVCA2Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMUNfQ1NJMUFfUkdfQ1NJMUFfTDJfRVFfQldf TUFTSyAoMHgzIDw8IDYpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMUNfQ1NJMUFfUkdfQ1NJMUFf TDJfRVFfU1JBX1NISUZUIDgKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExQ19DU0kxQV9SR19DU0kx QV9MMl9FUV9TUkFfTUFTSyAoMHhmIDw8IDgpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMUNfQ1NJ MUFfUkdfQ1NJMUFfTDJfRVFfU1JCX1NISUZUIDEyCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMUNf Q1NJMUFfUkdfQ1NJMUFfTDJfRVFfU1JCX01BU0sgKDB4ZiA8PCAxMikKPj4gKyNkZWZpbmUgTUlQ SV9SWF9BTkEyNF9DU0kxQSAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MjAy NAo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTI0X0NTSTFBX1JHX0NTSTFBX1JFU0VSVkVfU0hJRlQg MjQKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEyNF9DU0kxQV9SR19DU0kxQV9SRVNFUlZFX01BU0sg KDB4ZmYgPDwgMjQpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BNDhfQ1NJMUEgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAweDIwNDgKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkE0OF9D U0kxQV9SR1NfQ1NJMUFfRFBIWV9MMF9PU19DQUxfQ1BMVF9TSElGVCAzCj4+ICsjZGVmaW5lIE1J UElfUlhfQU5BNDhfQ1NJMUFfUkdTX0NTSTFBX0RQSFlfTDBfT1NfQ0FMX0NQTFRfTUFTSyAoMHgx IDw8IDMpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BNDhfQ1NJMUFfUkdTX0NTSTFBX0RQSFlfTDFf T1NfQ0FMX0NQTFRfU0hJRlQgNAo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTQ4X0NTSTFBX1JHU19D U0kxQV9EUEhZX0wxX09TX0NBTF9DUExUX01BU0sgKDB4MSA8PCA0KQo+PiArI2RlZmluZSBNSVBJ X1JYX0FOQTQ4X0NTSTFBX1JHU19DU0kxQV9EUEhZX0wyX09TX0NBTF9DUExUX1NISUZUIDUKPj4g KyNkZWZpbmUgTUlQSV9SWF9BTkE0OF9DU0kxQV9SR1NfQ1NJMUFfRFBIWV9MMl9PU19DQUxfQ1BM VF9NQVNLICgweDEgPDwgNSkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkE0OF9DU0kxQV9SR1NfQ1NJ MUFfT1NfQ0FMX0NPREVfU0hJRlQgOAo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTQ4X0NTSTFBX1JH U19DU0kxQV9PU19DQUxfQ09ERV9NQVNLICgweGZmIDw8IDgpCj4+ICsjZGVmaW5lIE1JUElfUlhf V1JBUFBFUjgwX0NTSTFBICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDIwODAKPj4g KyNkZWZpbmUgTUlQSV9SWF9XUkFQUEVSODBfQ1NJMUFfQ1NSX0NTSV9DTEtfTU9OX1NISUZUIDAK Pj4gKyNkZWZpbmUgTUlQSV9SWF9XUkFQUEVSODBfQ1NJMUFfQ1NSX0NTSV9DTEtfTU9OX01BU0sg KDB4MSA8PCAwKQo+PiArI2RlZmluZSBNSVBJX1JYX1dSQVBQRVI4MF9DU0kxQV9DU1JfQ1NJX01P Tl9NVVhfU0hJRlQgOAo+PiArI2RlZmluZSBNSVBJX1JYX1dSQVBQRVI4MF9DU0kxQV9DU1JfQ1NJ X01PTl9NVVhfTUFTSyAoMHhmZiA8PCA4KQo+PiArI2RlZmluZSBNSVBJX1JYX1dSQVBQRVI4MF9D U0kxQV9DU1JfQ1NJX1JTVF9NT0RFX1NISUZUIDE2Cj4+ICsjZGVmaW5lIE1JUElfUlhfV1JBUFBF UjgwX0NTSTFBX0NTUl9DU0lfUlNUX01PREVfTUFTSyAoMHgzIDw8IDE2KQo+PiArI2RlZmluZSBN SVBJX1JYX1dSQVBQRVI4MF9DU0kxQV9DU1JfU1dfUlNUX1NISUZUIDI0Cj4+ICsjZGVmaW5lIE1J UElfUlhfV1JBUFBFUjgwX0NTSTFBX0NTUl9TV19SU1RfTUFTSyAoMHhmIDw8IDI0KQo+PiArI2Rl ZmluZSBNSVBJX1JYX1dSQVBQRVI4NF9DU0kxQSAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgMHgyMDg0Cj4+ICsjZGVmaW5lIE1JUElfUlhfV1JBUFBFUjg0X0NTSTFBX0NTSV9ERUJVR19P VVRfU0hJRlQgMAo+PiArI2RlZmluZSBNSVBJX1JYX1dSQVBQRVI4NF9DU0kxQV9DU0lfREVCVUdf T1VUX01BU0sgKDB4ZmZmZmZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9XUkFQUEVSODhf Q1NJMUEgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MjA4OAo+PiArI2RlZmluZSBN SVBJX1JYX1dSQVBQRVI4OF9DU0kxQV9DU1JfU1dfTU9ERV8wX1NISUZUIDAKPj4gKyNkZWZpbmUg TUlQSV9SWF9XUkFQUEVSODhfQ1NJMUFfQ1NSX1NXX01PREVfMF9NQVNLICgweGZmZmZmZmZmIDw8 IDApCj4+ICsjZGVmaW5lIE1JUElfUlhfV1JBUFBFUjhDX0NTSTFBICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAweDIwOEMKPj4gKyNkZWZpbmUgTUlQSV9SWF9XUkFQUEVSOENfQ1NJMUFf Q1NSX1NXX01PREVfMV9TSElGVCAwCj4+ICsjZGVmaW5lIE1JUElfUlhfV1JBUFBFUjhDX0NTSTFB X0NTUl9TV19NT0RFXzFfTUFTSyAoMHhmZmZmZmZmZiA8PCAwKQo+PiArI2RlZmluZSBNSVBJX1JY X1dSQVBQRVI5MF9DU0kxQSAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgyMDkwCj4+ ICsjZGVmaW5lIE1JUElfUlhfV1JBUFBFUjkwX0NTSTFBX0NTUl9TV19NT0RFXzJfU0hJRlQgMAo+ PiArI2RlZmluZSBNSVBJX1JYX1dSQVBQRVI5MF9DU0kxQV9DU1JfU1dfTU9ERV8yX01BU0sgKDB4 ZmZmZmZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9XUkFQUEVSOTRfQ1NJMUEgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgIDB4MjA5NAo+PiArI2RlZmluZSBNSVBJX1JYX1dSQVBQ RVI5NF9DU0kxQV9DU1JfU1dfVkFMVUVfMF9TSElGVCAwCj4+ICsjZGVmaW5lIE1JUElfUlhfV1JB UFBFUjk0X0NTSTFBX0NTUl9TV19WQUxVRV8wX01BU0sgKDB4ZmZmZmZmZmYgPDwgMCkKPj4gKyNk ZWZpbmUgTUlQSV9SWF9XUkFQUEVSOThfQ1NJMUEgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgIDB4MjA5OAo+PiArI2RlZmluZSBNSVBJX1JYX1dSQVBQRVI5OF9DU0kxQV9DU1JfU1dfVkFM VUVfMV9TSElGVCAwCj4+ICsjZGVmaW5lIE1JUElfUlhfV1JBUFBFUjk4X0NTSTFBX0NTUl9TV19W QUxVRV8xX01BU0sgKDB4ZmZmZmZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9XUkFQUEVS OUNfQ1NJMUEgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MjA5Qwo+PiArI2RlZmlu ZSBNSVBJX1JYX1dSQVBQRVI5Q19DU0kxQV9DU1JfU1dfVkFMVUVfMl9TSElGVCAwCj4+ICsjZGVm aW5lIE1JUElfUlhfV1JBUFBFUjlDX0NTSTFBX0NTUl9TV19WQUxVRV8yX01BU0sgKDB4ZmZmZmZm ZmYgPDwgMCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkFBNF9DU0kxQSAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgIDB4MjBBNAo+PiArI2RlZmluZSBNSVBJX1JYX0FOQUE0X0NTSTFB X1JHX0NTSTFBX0RQSFlfTDBfU1lOQ19JTklUX1NFTF9TSElGVCAwCj4+ICsjZGVmaW5lIE1JUElf UlhfQU5BQTRfQ1NJMUFfUkdfQ1NJMUFfRFBIWV9MMF9TWU5DX0lOSVRfU0VMX01BU0sgKDB4MSA8 PCAwKQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQUE0X0NTSTFBX1JHX0NTSTFBX0RQSFlfTDBfRk9S Q0VfSU5JVF9TSElGVCAxCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BQTRfQ1NJMUFfUkdfQ1NJMUFf RFBIWV9MMF9GT1JDRV9JTklUX01BU0sgKDB4MSA8PCAxKQo+PiArI2RlZmluZSBNSVBJX1JYX0FO QUE0X0NTSTFBX1JHX0NTSTFBX0RQSFlfTDFfU1lOQ19JTklUX1NFTF9TSElGVCAyCj4+ICsjZGVm aW5lIE1JUElfUlhfQU5BQTRfQ1NJMUFfUkdfQ1NJMUFfRFBIWV9MMV9TWU5DX0lOSVRfU0VMX01B U0sgKDB4MSA8PCAyKQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQUE0X0NTSTFBX1JHX0NTSTFBX0RQ SFlfTDFfRk9SQ0VfSU5JVF9TSElGVCAzCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BQTRfQ1NJMUFf UkdfQ1NJMUFfRFBIWV9MMV9GT1JDRV9JTklUX01BU0sgKDB4MSA8PCAzKQo+PiArI2RlZmluZSBN SVBJX1JYX0FOQUE0X0NTSTFBX1JHX0NTSTFBX0RQSFlfTDJfU1lOQ19JTklUX1NFTF9TSElGVCA0 Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BQTRfQ1NJMUFfUkdfQ1NJMUFfRFBIWV9MMl9TWU5DX0lO SVRfU0VMX01BU0sgKDB4MSA8PCA0KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQUE0X0NTSTFBX1JH X0NTSTFBX0RQSFlfTDJfRk9SQ0VfSU5JVF9TSElGVCA1Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5B QTRfQ1NJMUFfUkdfQ1NJMUFfRFBIWV9MMl9GT1JDRV9JTklUX01BU0sgKDB4MSA8PCA1KQo+PiAr I2RlZmluZSBNSVBJX1JYX0FOQUE4X0NTSTFBICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgMHgyMEE4Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BQThfQ1NJMUFfUkdfQ1NJMUFfRFBI WV9MMF9CWVRFQ0tfSU5WRVJUX1NISUZUIDAKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkFBOF9DU0kx QV9SR19DU0kxQV9EUEhZX0wwX0JZVEVDS19JTlZFUlRfTUFTSyAoMHgxIDw8IDApCj4+ICsjZGVm aW5lIE1JUElfUlhfQU5BQThfQ1NJMUFfUkdfQ1NJMUFfRFBIWV9MMV9CWVRFQ0tfSU5WRVJUX1NI SUZUIDEKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkFBOF9DU0kxQV9SR19DU0kxQV9EUEhZX0wxX0JZ VEVDS19JTlZFUlRfTUFTSyAoMHgxIDw8IDEpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BQThfQ1NJ MUFfUkdfQ1NJMUFfRFBIWV9MMl9CWVRFQ0tfSU5WRVJUX1NISUZUIDIKPj4gKyNkZWZpbmUgTUlQ SV9SWF9BTkFBOF9DU0kxQV9SR19DU0kxQV9EUEhZX0wyX0JZVEVDS19JTlZFUlRfTUFTSyAoMHgx IDw8IDIpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BQThfQ1NJMUFfUkdfQ1NJMUFfRFBIWV9IU0RF VF9MRVZFTF9NT0RFX0VOX1NISUZUIDMKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkFBOF9DU0kxQV9S R19DU0kxQV9EUEhZX0hTREVUX0xFVkVMX01PREVfRU5fTUFTSyAoMHgxIDw8IDMpCj4+ICsjZGVm aW5lIE1JUElfUlhfQU5BQThfQ1NJMUFfUkdfQ1NJMUFfT1NfQ0FMX1NFTF9TSElGVCA0Cj4+ICsj ZGVmaW5lIE1JUElfUlhfQU5BQThfQ1NJMUFfUkdfQ1NJMUFfT1NfQ0FMX1NFTF9NQVNLICgweDcg PDwgNCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkFBOF9DU0kxQV9SR19DU0kxQV9EUEhZX0hTREVU X0RJR19CQUNLX0VOX1NISUZUIDcKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkFBOF9DU0kxQV9SR19D U0kxQV9EUEhZX0hTREVUX0RJR19CQUNLX0VOX01BU0sgKDB4MSA8PCA3KQo+PiArI2RlZmluZSBN SVBJX1JYX0FOQUE4X0NTSTFBX1JHX0NTSTFBX0RQSFlfREVMQVlDQUxfQ0tfU0VMX1NISUZUIDgK Pj4gKyNkZWZpbmUgTUlQSV9SWF9BTkFBOF9DU0kxQV9SR19DU0kxQV9EUEhZX0RFTEFZQ0FMX0NL X1NFTF9NQVNLICgweDcgPDwgOCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkFBOF9DU0kxQV9SR19D U0kxQV9PU19DQUxfRElWX1NISUZUIDExCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BQThfQ1NJMUFf UkdfQ1NJMUFfT1NfQ0FMX0RJVl9NQVNLICgweDMgPDwgMTEpCj4+ICsjZGVmaW5lIE1JUElfUlhf QU5BMDBfQ1NJMUIgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDMwMDAKPj4g KyNkZWZpbmUgTUlQSV9SWF9BTkEwMF9DU0kxQl9SR19DU0kxQl9FUV9QUk9URUNUX0VOX1NISUZU IDEKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEwMF9DU0kxQl9SR19DU0kxQl9FUV9QUk9URUNUX0VO X01BU0sgKDB4MSA8PCAxKQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTAwX0NTSTFCX1JHX0NTSTFC X0JHX0xQRl9FTl9TSElGVCAyCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMDBfQ1NJMUJfUkdfQ1NJ MUJfQkdfTFBGX0VOX01BU0sgKDB4MSA8PCAyKQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTAwX0NT STFCX1JHX0NTSTFCX0JHX0NPUkVfRU5fU0hJRlQgMwo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTAw X0NTSTFCX1JHX0NTSTFCX0JHX0NPUkVfRU5fTUFTSyAoMHgxIDw8IDMpCj4+ICsjZGVmaW5lIE1J UElfUlhfQU5BMDBfQ1NJMUJfUkdfQ1NJMUJfRFBIWV9MMF9DS01PREVfRU5fU0hJRlQgNQo+PiAr I2RlZmluZSBNSVBJX1JYX0FOQTAwX0NTSTFCX1JHX0NTSTFCX0RQSFlfTDBfQ0tNT0RFX0VOX01B U0sgKDB4MSA8PCA1KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTAwX0NTSTFCX1JHX0NTSTFCX0RQ SFlfTDBfQ0tTRUxfU0hJRlQgNgo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTAwX0NTSTFCX1JHX0NT STFCX0RQSFlfTDBfQ0tTRUxfTUFTSyAoMHgxIDw8IDYpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5B MDBfQ1NJMUJfUkdfQ1NJMUJfRFBIWV9MMV9DS01PREVfRU5fU0hJRlQgOAo+PiArI2RlZmluZSBN SVBJX1JYX0FOQTAwX0NTSTFCX1JHX0NTSTFCX0RQSFlfTDFfQ0tNT0RFX0VOX01BU0sgKDB4MSA8 PCA4KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTAwX0NTSTFCX1JHX0NTSTFCX0RQSFlfTDFfQ0tT RUxfU0hJRlQgOQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTAwX0NTSTFCX1JHX0NTSTFCX0RQSFlf TDFfQ0tTRUxfTUFTSyAoMHgxIDw8IDkpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMDBfQ1NJMUJf UkdfQ1NJMUJfRFBIWV9MMl9DS01PREVfRU5fU0hJRlQgMTEKPj4gKyNkZWZpbmUgTUlQSV9SWF9B TkEwMF9DU0kxQl9SR19DU0kxQl9EUEhZX0wyX0NLTU9ERV9FTl9NQVNLICgweDEgPDwgMTEpCj4+ ICsjZGVmaW5lIE1JUElfUlhfQU5BMDBfQ1NJMUJfUkdfQ1NJMUJfRFBIWV9MMl9DS1NFTF9TSElG VCAxMgo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTAwX0NTSTFCX1JHX0NTSTFCX0RQSFlfTDJfQ0tT RUxfTUFTSyAoMHgxIDw8IDEyKQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTA0X0NTSTFCICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgzMDA0Cj4+ICsjZGVmaW5lIE1JUElfUlhf QU5BMDRfQ1NJMUJfUkdfQ1NJMUJfQkdfTFBSWF9WVEhfU0VMX1NISUZUIDAKPj4gKyNkZWZpbmUg TUlQSV9SWF9BTkEwNF9DU0kxQl9SR19DU0kxQl9CR19MUFJYX1ZUSF9TRUxfTUFTSyAoMHg3IDw8 IDApCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMDRfQ1NJMUJfUkdfQ1NJMUJfQkdfTFBSWF9WVExf U0VMX1NISUZUIDQKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEwNF9DU0kxQl9SR19DU0kxQl9CR19M UFJYX1ZUTF9TRUxfTUFTSyAoMHg3IDw8IDQpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMDRfQ1NJ MUJfUkdfQ1NJMUJfQkdfSFNERVRfVlRIX1NFTF9TSElGVCA4Cj4+ICsjZGVmaW5lIE1JUElfUlhf QU5BMDRfQ1NJMUJfUkdfQ1NJMUJfQkdfSFNERVRfVlRIX1NFTF9NQVNLICgweDcgPDwgOCkKPj4g KyNkZWZpbmUgTUlQSV9SWF9BTkEwNF9DU0kxQl9SR19DU0kxQl9CR19IU0RFVF9WVExfU0VMX1NI SUZUIDEyCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMDRfQ1NJMUJfUkdfQ1NJMUJfQkdfSFNERVRf VlRMX1NFTF9NQVNLICgweDcgPDwgMTIpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMDRfQ1NJMUJf UkdfQ1NJMUJfQkdfVlJFRl9TRUxfU0hJRlQgMTYKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEwNF9D U0kxQl9SR19DU0kxQl9CR19WUkVGX1NFTF9NQVNLICgweGYgPDwgMTYpCj4+ICsjZGVmaW5lIE1J UElfUlhfQU5BMDRfQ1NJMUJfUkdfQ1NJMUJfQkdfTU9OX1ZSRUZfU0VMX1NISUZUIDI0Cj4+ICsj ZGVmaW5lIE1JUElfUlhfQU5BMDRfQ1NJMUJfUkdfQ1NJMUJfQkdfTU9OX1ZSRUZfU0VMX01BU0sg KDB4ZiA8PCAyNCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEwNF9DU0kxQl9SR19DU0kxQl9GT1JD RV9IU1JUX0VOX1NISUZUIDI4Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMDRfQ1NJMUJfUkdfQ1NJ MUJfRk9SQ0VfSFNSVF9FTl9NQVNLICgweDEgPDwgMjgpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5B MDhfQ1NJMUIgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDMwMDgKPj4gKyNk ZWZpbmUgTUlQSV9SWF9BTkEwOF9DU0kxQl9SR19DU0kxQl9MMFBfSFNSVF9DT0RFX1NISUZUIDAK Pj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEwOF9DU0kxQl9SR19DU0kxQl9MMFBfSFNSVF9DT0RFX01B U0sgKDB4MWYgPDwgMCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEwOF9DU0kxQl9SR19DU0kxQl9M ME5fSFNSVF9DT0RFX1NISUZUIDgKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEwOF9DU0kxQl9SR19D U0kxQl9MME5fSFNSVF9DT0RFX01BU0sgKDB4MWYgPDwgOCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9B TkEwOF9DU0kxQl9SR19DU0kxQl9MMVBfSFNSVF9DT0RFX1NISUZUIDE2Cj4+ICsjZGVmaW5lIE1J UElfUlhfQU5BMDhfQ1NJMUJfUkdfQ1NJMUJfTDFQX0hTUlRfQ09ERV9NQVNLICgweDFmIDw8IDE2 KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTA4X0NTSTFCX1JHX0NTSTFCX0wxTl9IU1JUX0NPREVf U0hJRlQgMjQKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEwOF9DU0kxQl9SR19DU0kxQl9MMU5fSFNS VF9DT0RFX01BU0sgKDB4MWYgPDwgMjQpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMENfQ1NJMUIg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDMwMEMKPj4gKyNkZWZpbmUgTUlQ SV9SWF9BTkEwQ19DU0kxQl9SR19DU0kxQl9MMlBfSFNSVF9DT0RFX1NISUZUIDAKPj4gKyNkZWZp bmUgTUlQSV9SWF9BTkEwQ19DU0kxQl9SR19DU0kxQl9MMlBfSFNSVF9DT0RFX01BU0sgKDB4MWYg PDwgMCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEwQ19DU0kxQl9SR19DU0kxQl9MMk5fSFNSVF9D T0RFX1NISUZUIDgKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEwQ19DU0kxQl9SR19DU0kxQl9MMk5f SFNSVF9DT0RFX01BU0sgKDB4MWYgPDwgOCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExMF9DU0kx QiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MzAxMAo+PiArI2RlZmluZSBN SVBJX1JYX0FOQTEwX0NTSTFCX1JHX0NTSTFCX0RQSFlfTDBfREVMQVlDQUxfRU5fU0hJRlQgMAo+ PiArI2RlZmluZSBNSVBJX1JYX0FOQTEwX0NTSTFCX1JHX0NTSTFCX0RQSFlfTDBfREVMQVlDQUxf RU5fTUFTSyAoMHgxIDw8IDApCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMTBfQ1NJMUJfUkdfQ1NJ MUJfRFBIWV9MMF9ERUxBWUNBTF9SU1RCX1NISUZUIDEKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEx MF9DU0kxQl9SR19DU0kxQl9EUEhZX0wwX0RFTEFZQ0FMX1JTVEJfTUFTSyAoMHgxIDw8IDEpCj4+ ICsjZGVmaW5lIE1JUElfUlhfQU5BMTBfQ1NJMUJfUkdfQ1NJMUJfRFBIWV9MMF9WUkVGX1NFTF9T SElGVCAyCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMTBfQ1NJMUJfUkdfQ1NJMUJfRFBIWV9MMF9W UkVGX1NFTF9NQVNLICgweDNmIDw8IDIpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMTBfQ1NJMUJf UkdfQ1NJMUJfRFBIWV9MMV9ERUxBWUNBTF9FTl9TSElGVCA4Cj4+ICsjZGVmaW5lIE1JUElfUlhf QU5BMTBfQ1NJMUJfUkdfQ1NJMUJfRFBIWV9MMV9ERUxBWUNBTF9FTl9NQVNLICgweDEgPDwgOCkK Pj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExMF9DU0kxQl9SR19DU0kxQl9EUEhZX0wxX0RFTEFZQ0FM X1JTVEJfU0hJRlQgOQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTEwX0NTSTFCX1JHX0NTSTFCX0RQ SFlfTDFfREVMQVlDQUxfUlNUQl9NQVNLICgweDEgPDwgOSkKPj4gKyNkZWZpbmUgTUlQSV9SWF9B TkExMF9DU0kxQl9SR19DU0kxQl9EUEhZX0wxX1ZSRUZfU0VMX1NISUZUIDEwCj4+ICsjZGVmaW5l IE1JUElfUlhfQU5BMTBfQ1NJMUJfUkdfQ1NJMUJfRFBIWV9MMV9WUkVGX1NFTF9NQVNLICgweDNm IDw8IDEwKQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTEwX0NTSTFCX1JHX0NTSTFCX0RQSFlfTDJf REVMQVlDQUxfRU5fU0hJRlQgMTYKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExMF9DU0kxQl9SR19D U0kxQl9EUEhZX0wyX0RFTEFZQ0FMX0VOX01BU0sgKDB4MSA8PCAxNikKPj4gKyNkZWZpbmUgTUlQ SV9SWF9BTkExMF9DU0kxQl9SR19DU0kxQl9EUEhZX0wyX0RFTEFZQ0FMX1JTVEJfU0hJRlQgMTcK Pj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExMF9DU0kxQl9SR19DU0kxQl9EUEhZX0wyX0RFTEFZQ0FM X1JTVEJfTUFTSyAoMHgxIDw8IDE3KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTEwX0NTSTFCX1JH X0NTSTFCX0RQSFlfTDJfVlJFRl9TRUxfU0hJRlQgMTgKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEx MF9DU0kxQl9SR19DU0kxQl9EUEhZX0wyX1ZSRUZfU0VMX01BU0sgKDB4M2YgPDwgMTgpCj4+ICsj ZGVmaW5lIE1JUElfUlhfQU5BMThfQ1NJMUIgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAweDMwMTgKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExOF9DU0kxQl9SR19DU0kxQl9MMF9F UV9PU19DQUxfRU5fU0hJRlQgMAo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTE4X0NTSTFCX1JHX0NT STFCX0wwX0VRX09TX0NBTF9FTl9NQVNLICgweDEgPDwgMCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9B TkExOF9DU0kxQl9SR19DU0kxQl9MMF9FUV9NT05fRU5fU0hJRlQgMQo+PiArI2RlZmluZSBNSVBJ X1JYX0FOQTE4X0NTSTFCX1JHX0NTSTFCX0wwX0VRX01PTl9FTl9NQVNLICgweDEgPDwgMSkKPj4g KyNkZWZpbmUgTUlQSV9SWF9BTkExOF9DU0kxQl9SR19DU0kxQl9MMF9FUV9TQ0FfU0hJRlQgMgo+ PiArI2RlZmluZSBNSVBJX1JYX0FOQTE4X0NTSTFCX1JHX0NTSTFCX0wwX0VRX1NDQV9NQVNLICgw eDEgPDwgMikKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExOF9DU0kxQl9SR19DU0kxQl9MMF9FUV9T Q0JfU0hJRlQgMwo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTE4X0NTSTFCX1JHX0NTSTFCX0wwX0VR X1NDQl9NQVNLICgweDEgPDwgMykKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExOF9DU0kxQl9SR19D U0kxQl9MMF9FUV9JU19TSElGVCA0Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMThfQ1NJMUJfUkdf Q1NJMUJfTDBfRVFfSVNfTUFTSyAoMHgzIDw8IDQpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMThf Q1NJMUJfUkdfQ1NJMUJfTDBfRVFfQldfU0hJRlQgNgo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTE4 X0NTSTFCX1JHX0NTSTFCX0wwX0VRX0JXX01BU0sgKDB4MyA8PCA2KQo+PiArI2RlZmluZSBNSVBJ X1JYX0FOQTE4X0NTSTFCX1JHX0NTSTFCX0wwX0VRX1NSQV9TSElGVCA4Cj4+ICsjZGVmaW5lIE1J UElfUlhfQU5BMThfQ1NJMUJfUkdfQ1NJMUJfTDBfRVFfU1JBX01BU0sgKDB4ZiA8PCA4KQo+PiAr I2RlZmluZSBNSVBJX1JYX0FOQTE4X0NTSTFCX1JHX0NTSTFCX0wwX0VRX1NSQl9TSElGVCAxMgo+ PiArI2RlZmluZSBNSVBJX1JYX0FOQTE4X0NTSTFCX1JHX0NTSTFCX0wwX0VRX1NSQl9NQVNLICgw eGYgPDwgMTIpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMThfQ1NJMUJfUkdfQ1NJMUJfTDFfRVFf T1NfQ0FMX0VOX1NISUZUIDE2Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMThfQ1NJMUJfUkdfQ1NJ MUJfTDFfRVFfT1NfQ0FMX0VOX01BU0sgKDB4MSA8PCAxNikKPj4gKyNkZWZpbmUgTUlQSV9SWF9B TkExOF9DU0kxQl9SR19DU0kxQl9MMV9FUV9NT05fRU5fU0hJRlQgMTcKPj4gKyNkZWZpbmUgTUlQ SV9SWF9BTkExOF9DU0kxQl9SR19DU0kxQl9MMV9FUV9NT05fRU5fTUFTSyAoMHgxIDw8IDE3KQo+ PiArI2RlZmluZSBNSVBJX1JYX0FOQTE4X0NTSTFCX1JHX0NTSTFCX0wxX0VRX1NDQV9TSElGVCAx OAo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTE4X0NTSTFCX1JHX0NTSTFCX0wxX0VRX1NDQV9NQVNL ICgweDEgPDwgMTgpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMThfQ1NJMUJfUkdfQ1NJMUJfTDFf RVFfU0NCX1NISUZUIDE5Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMThfQ1NJMUJfUkdfQ1NJMUJf TDFfRVFfU0NCX01BU0sgKDB4MSA8PCAxOSkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExOF9DU0kx Ql9SR19DU0kxQl9MMV9FUV9JU19TSElGVCAyMAo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTE4X0NT STFCX1JHX0NTSTFCX0wxX0VRX0lTX01BU0sgKDB4MyA8PCAyMCkKPj4gKyNkZWZpbmUgTUlQSV9S WF9BTkExOF9DU0kxQl9SR19DU0kxQl9MMV9FUV9CV19TSElGVCAyMgo+PiArI2RlZmluZSBNSVBJ X1JYX0FOQTE4X0NTSTFCX1JHX0NTSTFCX0wxX0VRX0JXX01BU0sgKDB4MyA8PCAyMikKPj4gKyNk ZWZpbmUgTUlQSV9SWF9BTkExOF9DU0kxQl9SR19DU0kxQl9MMV9FUV9TUkFfU0hJRlQgMjQKPj4g KyNkZWZpbmUgTUlQSV9SWF9BTkExOF9DU0kxQl9SR19DU0kxQl9MMV9FUV9TUkFfTUFTSyAoMHhm IDw8IDI0KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTE4X0NTSTFCX1JHX0NTSTFCX0wxX0VRX1NS Ql9TSElGVCAyOAo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTE4X0NTSTFCX1JHX0NTSTFCX0wxX0VR X1NSQl9NQVNLICgweGYgPDwgMjgpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMUNfQ1NJMUIgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDMwMUMKPj4gKyNkZWZpbmUgTUlQSV9S WF9BTkExQ19DU0kxQl9SR19DU0kxQl9MMl9FUV9PU19DQUxfRU5fU0hJRlQgMAo+PiArI2RlZmlu ZSBNSVBJX1JYX0FOQTFDX0NTSTFCX1JHX0NTSTFCX0wyX0VRX09TX0NBTF9FTl9NQVNLICgweDEg PDwgMCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExQ19DU0kxQl9SR19DU0kxQl9MMl9FUV9NT05f RU5fU0hJRlQgMQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTFDX0NTSTFCX1JHX0NTSTFCX0wyX0VR X01PTl9FTl9NQVNLICgweDEgPDwgMSkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExQ19DU0kxQl9S R19DU0kxQl9MMl9FUV9TQ0FfU0hJRlQgMgo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTFDX0NTSTFC X1JHX0NTSTFCX0wyX0VRX1NDQV9NQVNLICgweDEgPDwgMikKPj4gKyNkZWZpbmUgTUlQSV9SWF9B TkExQ19DU0kxQl9SR19DU0kxQl9MMl9FUV9TQ0JfU0hJRlQgMwo+PiArI2RlZmluZSBNSVBJX1JY X0FOQTFDX0NTSTFCX1JHX0NTSTFCX0wyX0VRX1NDQl9NQVNLICgweDEgPDwgMykKPj4gKyNkZWZp bmUgTUlQSV9SWF9BTkExQ19DU0kxQl9SR19DU0kxQl9MMl9FUV9JU19TSElGVCA0Cj4+ICsjZGVm aW5lIE1JUElfUlhfQU5BMUNfQ1NJMUJfUkdfQ1NJMUJfTDJfRVFfSVNfTUFTSyAoMHgzIDw8IDQp Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMUNfQ1NJMUJfUkdfQ1NJMUJfTDJfRVFfQldfU0hJRlQg Ngo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTFDX0NTSTFCX1JHX0NTSTFCX0wyX0VRX0JXX01BU0sg KDB4MyA8PCA2KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTFDX0NTSTFCX1JHX0NTSTFCX0wyX0VR X1NSQV9TSElGVCA4Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMUNfQ1NJMUJfUkdfQ1NJMUJfTDJf RVFfU1JBX01BU0sgKDB4ZiA8PCA4KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTFDX0NTSTFCX1JH X0NTSTFCX0wyX0VRX1NSQl9TSElGVCAxMgo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTFDX0NTSTFC X1JHX0NTSTFCX0wyX0VRX1NSQl9NQVNLICgweGYgPDwgMTIpCj4+ICsjZGVmaW5lIE1JUElfUlhf QU5BMjRfQ1NJMUIgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDMwMjQKPj4g KyNkZWZpbmUgTUlQSV9SWF9BTkEyNF9DU0kxQl9SR19DU0kxQl9SRVNFUlZFX1NISUZUIDI0Cj4+ ICsjZGVmaW5lIE1JUElfUlhfQU5BMjRfQ1NJMUJfUkdfQ1NJMUJfUkVTRVJWRV9NQVNLICgweGZm IDw8IDI0KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTQ4X0NTSTFCICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgMHgzMDQ4Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BNDhfQ1NJMUJf UkdTX0NTSTFCX0RQSFlfTDBfT1NfQ0FMX0NQTFRfU0hJRlQgMwo+PiArI2RlZmluZSBNSVBJX1JY X0FOQTQ4X0NTSTFCX1JHU19DU0kxQl9EUEhZX0wwX09TX0NBTF9DUExUX01BU0sgKDB4MSA8PCAz KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTQ4X0NTSTFCX1JHU19DU0kxQl9EUEhZX0wxX09TX0NB TF9DUExUX1NISUZUIDQKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkE0OF9DU0kxQl9SR1NfQ1NJMUJf RFBIWV9MMV9PU19DQUxfQ1BMVF9NQVNLICgweDEgPDwgNCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9B TkE0OF9DU0kxQl9SR1NfQ1NJMUJfRFBIWV9MMl9PU19DQUxfQ1BMVF9TSElGVCA1Cj4+ICsjZGVm aW5lIE1JUElfUlhfQU5BNDhfQ1NJMUJfUkdTX0NTSTFCX0RQSFlfTDJfT1NfQ0FMX0NQTFRfTUFT SyAoMHgxIDw8IDUpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BNDhfQ1NJMUJfUkdTX0NTSTFCX09T X0NBTF9DT0RFX1NISUZUIDgKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkE0OF9DU0kxQl9SR1NfQ1NJ MUJfT1NfQ0FMX0NPREVfTUFTSyAoMHhmZiA8PCA4KQo+PiArI2RlZmluZSBNSVBJX1JYX1dSQVBQ RVI4MF9DU0kxQiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgzMDgwCj4+ICsjZGVm aW5lIE1JUElfUlhfV1JBUFBFUjgwX0NTSTFCX0NTUl9DU0lfQ0xLX01PTl9TSElGVCAwCj4+ICsj ZGVmaW5lIE1JUElfUlhfV1JBUFBFUjgwX0NTSTFCX0NTUl9DU0lfQ0xLX01PTl9NQVNLICgweDEg PDwgMCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9XUkFQUEVSODBfQ1NJMUJfQ1NSX0NTSV9NT05fTVVY X1NISUZUIDgKPj4gKyNkZWZpbmUgTUlQSV9SWF9XUkFQUEVSODBfQ1NJMUJfQ1NSX0NTSV9NT05f TVVYX01BU0sgKDB4ZmYgPDwgOCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9XUkFQUEVSODBfQ1NJMUJf Q1NSX0NTSV9SU1RfTU9ERV9TSElGVCAxNgo+PiArI2RlZmluZSBNSVBJX1JYX1dSQVBQRVI4MF9D U0kxQl9DU1JfQ1NJX1JTVF9NT0RFX01BU0sgKDB4MyA8PCAxNikKPj4gKyNkZWZpbmUgTUlQSV9S WF9XUkFQUEVSODBfQ1NJMUJfQ1NSX1NXX1JTVF9TSElGVCAyNAo+PiArI2RlZmluZSBNSVBJX1JY X1dSQVBQRVI4MF9DU0kxQl9DU1JfU1dfUlNUX01BU0sgKDB4ZiA8PCAyNCkKPj4gKyNkZWZpbmUg TUlQSV9SWF9XUkFQUEVSODRfQ1NJMUIgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4 MzA4NAo+PiArI2RlZmluZSBNSVBJX1JYX1dSQVBQRVI4NF9DU0kxQl9DU0lfREVCVUdfT1VUX1NI SUZUIDAKPj4gKyNkZWZpbmUgTUlQSV9SWF9XUkFQUEVSODRfQ1NJMUJfQ1NJX0RFQlVHX09VVF9N QVNLICgweGZmZmZmZmZmIDw8IDApCj4+ICsjZGVmaW5lIE1JUElfUlhfV1JBUFBFUjg4X0NTSTFC ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDMwODgKPj4gKyNkZWZpbmUgTUlQSV9S WF9XUkFQUEVSODhfQ1NJMUJfQ1NSX1NXX01PREVfMF9TSElGVCAwCj4+ICsjZGVmaW5lIE1JUElf UlhfV1JBUFBFUjg4X0NTSTFCX0NTUl9TV19NT0RFXzBfTUFTSyAoMHhmZmZmZmZmZiA8PCAwKQo+ PiArI2RlZmluZSBNSVBJX1JYX1dSQVBQRVI4Q19DU0kxQiAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgMHgzMDhDCj4+ICsjZGVmaW5lIE1JUElfUlhfV1JBUFBFUjhDX0NTSTFCX0NTUl9T V19NT0RFXzFfU0hJRlQgMAo+PiArI2RlZmluZSBNSVBJX1JYX1dSQVBQRVI4Q19DU0kxQl9DU1Jf U1dfTU9ERV8xX01BU0sgKDB4ZmZmZmZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9XUkFQ UEVSOTBfQ1NJMUIgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MzA5MAo+PiArI2Rl ZmluZSBNSVBJX1JYX1dSQVBQRVI5MF9DU0kxQl9DU1JfU1dfTU9ERV8yX1NISUZUIDAKPj4gKyNk ZWZpbmUgTUlQSV9SWF9XUkFQUEVSOTBfQ1NJMUJfQ1NSX1NXX01PREVfMl9NQVNLICgweGZmZmZm ZmZmIDw8IDApCj4+ICsjZGVmaW5lIE1JUElfUlhfV1JBUFBFUjk0X0NTSTFCICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAweDMwOTQKPj4gKyNkZWZpbmUgTUlQSV9SWF9XUkFQUEVSOTRf Q1NJMUJfQ1NSX1NXX1ZBTFVFXzBfU0hJRlQgMAo+PiArI2RlZmluZSBNSVBJX1JYX1dSQVBQRVI5 NF9DU0kxQl9DU1JfU1dfVkFMVUVfMF9NQVNLICgweGZmZmZmZmZmIDw8IDApCj4+ICsjZGVmaW5l IE1JUElfUlhfV1JBUFBFUjk4X0NTSTFCICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAw eDMwOTgKPj4gKyNkZWZpbmUgTUlQSV9SWF9XUkFQUEVSOThfQ1NJMUJfQ1NSX1NXX1ZBTFVFXzFf U0hJRlQgMAo+PiArI2RlZmluZSBNSVBJX1JYX1dSQVBQRVI5OF9DU0kxQl9DU1JfU1dfVkFMVUVf MV9NQVNLICgweGZmZmZmZmZmIDw8IDApCj4+ICsjZGVmaW5lIE1JUElfUlhfV1JBUFBFUjlDX0NT STFCICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDMwOUMKPj4gKyNkZWZpbmUgTUlQ SV9SWF9XUkFQUEVSOUNfQ1NJMUJfQ1NSX1NXX1ZBTFVFXzJfU0hJRlQgMAo+PiArI2RlZmluZSBN SVBJX1JYX1dSQVBQRVI5Q19DU0kxQl9DU1JfU1dfVkFMVUVfMl9NQVNLICgweGZmZmZmZmZmIDw8 IDApCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BQTRfQ1NJMUIgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAweDMwQTQKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkFBNF9DU0kxQl9SR19D U0kxQl9EUEhZX0wwX1NZTkNfSU5JVF9TRUxfU0hJRlQgMAo+PiArI2RlZmluZSBNSVBJX1JYX0FO QUE0X0NTSTFCX1JHX0NTSTFCX0RQSFlfTDBfU1lOQ19JTklUX1NFTF9NQVNLICgweDEgPDwgMCkK Pj4gKyNkZWZpbmUgTUlQSV9SWF9BTkFBNF9DU0kxQl9SR19DU0kxQl9EUEhZX0wwX0ZPUkNFX0lO SVRfU0hJRlQgMQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQUE0X0NTSTFCX1JHX0NTSTFCX0RQSFlf TDBfRk9SQ0VfSU5JVF9NQVNLICgweDEgPDwgMSkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkFBNF9D U0kxQl9SR19DU0kxQl9EUEhZX0wxX1NZTkNfSU5JVF9TRUxfU0hJRlQgMgo+PiArI2RlZmluZSBN SVBJX1JYX0FOQUE0X0NTSTFCX1JHX0NTSTFCX0RQSFlfTDFfU1lOQ19JTklUX1NFTF9NQVNLICgw eDEgPDwgMikKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkFBNF9DU0kxQl9SR19DU0kxQl9EUEhZX0wx X0ZPUkNFX0lOSVRfU0hJRlQgMwo+PiArI2RlZmluZSBNSVBJX1JYX0FOQUE0X0NTSTFCX1JHX0NT STFCX0RQSFlfTDFfRk9SQ0VfSU5JVF9NQVNLICgweDEgPDwgMykKPj4gKyNkZWZpbmUgTUlQSV9S WF9BTkFBNF9DU0kxQl9SR19DU0kxQl9EUEhZX0wyX1NZTkNfSU5JVF9TRUxfU0hJRlQgNAo+PiAr I2RlZmluZSBNSVBJX1JYX0FOQUE0X0NTSTFCX1JHX0NTSTFCX0RQSFlfTDJfU1lOQ19JTklUX1NF TF9NQVNLICgweDEgPDwgNCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkFBNF9DU0kxQl9SR19DU0kx Ql9EUEhZX0wyX0ZPUkNFX0lOSVRfU0hJRlQgNQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQUE0X0NT STFCX1JHX0NTSTFCX0RQSFlfTDJfRk9SQ0VfSU5JVF9NQVNLICgweDEgPDwgNSkKPj4gKyNkZWZp bmUgTUlQSV9SWF9BTkFBOF9DU0kxQiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg IDB4MzBBOAo+PiArI2RlZmluZSBNSVBJX1JYX0FOQUE4X0NTSTFCX1JHX0NTSTFCX0RQSFlfTDBf QllURUNLX0lOVkVSVF9TSElGVCAwCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BQThfQ1NJMUJfUkdf Q1NJMUJfRFBIWV9MMF9CWVRFQ0tfSU5WRVJUX01BU0sgKDB4MSA8PCAwKQo+PiArI2RlZmluZSBN SVBJX1JYX0FOQUE4X0NTSTFCX1JHX0NTSTFCX0RQSFlfTDFfQllURUNLX0lOVkVSVF9TSElGVCAx Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BQThfQ1NJMUJfUkdfQ1NJMUJfRFBIWV9MMV9CWVRFQ0tf SU5WRVJUX01BU0sgKDB4MSA8PCAxKQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQUE4X0NTSTFCX1JH X0NTSTFCX0RQSFlfTDJfQllURUNLX0lOVkVSVF9TSElGVCAyCj4+ICsjZGVmaW5lIE1JUElfUlhf QU5BQThfQ1NJMUJfUkdfQ1NJMUJfRFBIWV9MMl9CWVRFQ0tfSU5WRVJUX01BU0sgKDB4MSA8PCAy KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQUE4X0NTSTFCX1JHX0NTSTFCX0RQSFlfSFNERVRfTEVW RUxfTU9ERV9FTl9TSElGVCAzCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BQThfQ1NJMUJfUkdfQ1NJ MUJfRFBIWV9IU0RFVF9MRVZFTF9NT0RFX0VOX01BU0sgKDB4MSA8PCAzKQo+PiArI2RlZmluZSBN SVBJX1JYX0FOQUE4X0NTSTFCX1JHX0NTSTFCX09TX0NBTF9TRUxfU0hJRlQgNAo+PiArI2RlZmlu ZSBNSVBJX1JYX0FOQUE4X0NTSTFCX1JHX0NTSTFCX09TX0NBTF9TRUxfTUFTSyAoMHg3IDw8IDQp Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BQThfQ1NJMUJfUkdfQ1NJMUJfRFBIWV9IU0RFVF9ESUdf QkFDS19FTl9TSElGVCA3Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BQThfQ1NJMUJfUkdfQ1NJMUJf RFBIWV9IU0RFVF9ESUdfQkFDS19FTl9NQVNLICgweDEgPDwgNykKPj4gKyNkZWZpbmUgTUlQSV9S WF9BTkFBOF9DU0kxQl9SR19DU0kxQl9EUEhZX0RFTEFZQ0FMX0NLX1NFTF9TSElGVCA4Cj4+ICsj ZGVmaW5lIE1JUElfUlhfQU5BQThfQ1NJMUJfUkdfQ1NJMUJfRFBIWV9ERUxBWUNBTF9DS19TRUxf TUFTSyAoMHg3IDw8IDgpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BQThfQ1NJMUJfUkdfQ1NJMUJf T1NfQ0FMX0RJVl9TSElGVCAxMQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQUE4X0NTSTFCX1JHX0NT STFCX09TX0NBTF9ESVZfTUFTSyAoMHgzIDw8IDExKQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTAw X0NTSTJBICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHg0MDAwCj4+ICsjZGVm aW5lIE1JUElfUlhfQU5BMDBfQ1NJMkFfUkdfQ1NJMkFfRVFfUFJPVEVDVF9FTl9TSElGVCAxCj4+ ICsjZGVmaW5lIE1JUElfUlhfQU5BMDBfQ1NJMkFfUkdfQ1NJMkFfRVFfUFJPVEVDVF9FTl9NQVNL ICgweDEgPDwgMSkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEwMF9DU0kyQV9SR19DU0kyQV9CR19M UEZfRU5fU0hJRlQgMgo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTAwX0NTSTJBX1JHX0NTSTJBX0JH X0xQRl9FTl9NQVNLICgweDEgPDwgMikKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEwMF9DU0kyQV9S R19DU0kyQV9CR19DT1JFX0VOX1NISUZUIDMKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEwMF9DU0ky QV9SR19DU0kyQV9CR19DT1JFX0VOX01BU0sgKDB4MSA8PCAzKQo+PiArI2RlZmluZSBNSVBJX1JY X0FOQTAwX0NTSTJBX1JHX0NTSTJBX0RQSFlfTDBfQ0tNT0RFX0VOX1NISUZUIDUKPj4gKyNkZWZp bmUgTUlQSV9SWF9BTkEwMF9DU0kyQV9SR19DU0kyQV9EUEhZX0wwX0NLTU9ERV9FTl9NQVNLICgw eDEgPDwgNSkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEwMF9DU0kyQV9SR19DU0kyQV9EUEhZX0ww X0NLU0VMX1NISUZUIDYKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEwMF9DU0kyQV9SR19DU0kyQV9E UEhZX0wwX0NLU0VMX01BU0sgKDB4MSA8PCA2KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTAwX0NT STJBX1JHX0NTSTJBX0RQSFlfTDFfQ0tNT0RFX0VOX1NISUZUIDgKPj4gKyNkZWZpbmUgTUlQSV9S WF9BTkEwMF9DU0kyQV9SR19DU0kyQV9EUEhZX0wxX0NLTU9ERV9FTl9NQVNLICgweDEgPDwgOCkK Pj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEwMF9DU0kyQV9SR19DU0kyQV9EUEhZX0wxX0NLU0VMX1NI SUZUIDkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEwMF9DU0kyQV9SR19DU0kyQV9EUEhZX0wxX0NL U0VMX01BU0sgKDB4MSA8PCA5KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTAwX0NTSTJBX1JHX0NT STJBX0RQSFlfTDJfQ0tNT0RFX0VOX1NISUZUIDExCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMDBf Q1NJMkFfUkdfQ1NJMkFfRFBIWV9MMl9DS01PREVfRU5fTUFTSyAoMHgxIDw8IDExKQo+PiArI2Rl ZmluZSBNSVBJX1JYX0FOQTAwX0NTSTJBX1JHX0NTSTJBX0RQSFlfTDJfQ0tTRUxfU0hJRlQgMTIK Pj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEwMF9DU0kyQV9SR19DU0kyQV9EUEhZX0wyX0NLU0VMX01B U0sgKDB4MSA8PCAxMikKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEwNF9DU0kyQSAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgIDB4NDAwNAo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTA0 X0NTSTJBX1JHX0NTSTJBX0JHX0xQUlhfVlRIX1NFTF9TSElGVCAwCj4+ICsjZGVmaW5lIE1JUElf UlhfQU5BMDRfQ1NJMkFfUkdfQ1NJMkFfQkdfTFBSWF9WVEhfU0VMX01BU0sgKDB4NyA8PCAwKQo+ PiArI2RlZmluZSBNSVBJX1JYX0FOQTA0X0NTSTJBX1JHX0NTSTJBX0JHX0xQUlhfVlRMX1NFTF9T SElGVCA0Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMDRfQ1NJMkFfUkdfQ1NJMkFfQkdfTFBSWF9W VExfU0VMX01BU0sgKDB4NyA8PCA0KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTA0X0NTSTJBX1JH X0NTSTJBX0JHX0hTREVUX1ZUSF9TRUxfU0hJRlQgOAo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTA0 X0NTSTJBX1JHX0NTSTJBX0JHX0hTREVUX1ZUSF9TRUxfTUFTSyAoMHg3IDw8IDgpCj4+ICsjZGVm aW5lIE1JUElfUlhfQU5BMDRfQ1NJMkFfUkdfQ1NJMkFfQkdfSFNERVRfVlRMX1NFTF9TSElGVCAx Mgo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTA0X0NTSTJBX1JHX0NTSTJBX0JHX0hTREVUX1ZUTF9T RUxfTUFTSyAoMHg3IDw8IDEyKQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTA0X0NTSTJBX1JHX0NT STJBX0JHX1ZSRUZfU0VMX1NISUZUIDE2Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMDRfQ1NJMkFf UkdfQ1NJMkFfQkdfVlJFRl9TRUxfTUFTSyAoMHhmIDw8IDE2KQo+PiArI2RlZmluZSBNSVBJX1JY X0FOQTA0X0NTSTJBX1JHX0NTSTJBX0JHX01PTl9WUkVGX1NFTF9TSElGVCAyNAo+PiArI2RlZmlu ZSBNSVBJX1JYX0FOQTA0X0NTSTJBX1JHX0NTSTJBX0JHX01PTl9WUkVGX1NFTF9NQVNLICgweGYg PDwgMjQpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMDRfQ1NJMkFfUkdfQ1NJMkFfRk9SQ0VfSFNS VF9FTl9TSElGVCAyOAo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTA0X0NTSTJBX1JHX0NTSTJBX0ZP UkNFX0hTUlRfRU5fTUFTSyAoMHgxIDw8IDI4KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTA4X0NT STJBICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHg0MDA4Cj4+ICsjZGVmaW5l IE1JUElfUlhfQU5BMDhfQ1NJMkFfUkdfQ1NJMkFfTDBQX0hTUlRfQ09ERV9TSElGVCAwCj4+ICsj ZGVmaW5lIE1JUElfUlhfQU5BMDhfQ1NJMkFfUkdfQ1NJMkFfTDBQX0hTUlRfQ09ERV9NQVNLICgw eDFmIDw8IDApCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMDhfQ1NJMkFfUkdfQ1NJMkFfTDBOX0hT UlRfQ09ERV9TSElGVCA4Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMDhfQ1NJMkFfUkdfQ1NJMkFf TDBOX0hTUlRfQ09ERV9NQVNLICgweDFmIDw8IDgpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMDhf Q1NJMkFfUkdfQ1NJMkFfTDFQX0hTUlRfQ09ERV9TSElGVCAxNgo+PiArI2RlZmluZSBNSVBJX1JY X0FOQTA4X0NTSTJBX1JHX0NTSTJBX0wxUF9IU1JUX0NPREVfTUFTSyAoMHgxZiA8PCAxNikKPj4g KyNkZWZpbmUgTUlQSV9SWF9BTkEwOF9DU0kyQV9SR19DU0kyQV9MMU5fSFNSVF9DT0RFX1NISUZU IDI0Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMDhfQ1NJMkFfUkdfQ1NJMkFfTDFOX0hTUlRfQ09E RV9NQVNLICgweDFmIDw8IDI0KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTBDX0NTSTJBICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHg0MDBDCj4+ICsjZGVmaW5lIE1JUElfUlhf QU5BMENfQ1NJMkFfUkdfQ1NJMkFfTDJQX0hTUlRfQ09ERV9TSElGVCAwCj4+ICsjZGVmaW5lIE1J UElfUlhfQU5BMENfQ1NJMkFfUkdfQ1NJMkFfTDJQX0hTUlRfQ09ERV9NQVNLICgweDFmIDw8IDAp Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMENfQ1NJMkFfUkdfQ1NJMkFfTDJOX0hTUlRfQ09ERV9T SElGVCA4Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMENfQ1NJMkFfUkdfQ1NJMkFfTDJOX0hTUlRf Q09ERV9NQVNLICgweDFmIDw8IDgpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMTBfQ1NJMkEgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDQwMTAKPj4gKyNkZWZpbmUgTUlQSV9S WF9BTkExMF9DU0kyQV9SR19DU0kyQV9EUEhZX0wwX0RFTEFZQ0FMX0VOX1NISUZUIDAKPj4gKyNk ZWZpbmUgTUlQSV9SWF9BTkExMF9DU0kyQV9SR19DU0kyQV9EUEhZX0wwX0RFTEFZQ0FMX0VOX01B U0sgKDB4MSA8PCAwKQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTEwX0NTSTJBX1JHX0NTSTJBX0RQ SFlfTDBfREVMQVlDQUxfUlNUQl9TSElGVCAxCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMTBfQ1NJ MkFfUkdfQ1NJMkFfRFBIWV9MMF9ERUxBWUNBTF9SU1RCX01BU0sgKDB4MSA8PCAxKQo+PiArI2Rl ZmluZSBNSVBJX1JYX0FOQTEwX0NTSTJBX1JHX0NTSTJBX0RQSFlfTDBfVlJFRl9TRUxfU0hJRlQg Mgo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTEwX0NTSTJBX1JHX0NTSTJBX0RQSFlfTDBfVlJFRl9T RUxfTUFTSyAoMHgzZiA8PCAyKQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTEwX0NTSTJBX1JHX0NT STJBX0RQSFlfTDFfREVMQVlDQUxfRU5fU0hJRlQgOAo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTEw X0NTSTJBX1JHX0NTSTJBX0RQSFlfTDFfREVMQVlDQUxfRU5fTUFTSyAoMHgxIDw8IDgpCj4+ICsj ZGVmaW5lIE1JUElfUlhfQU5BMTBfQ1NJMkFfUkdfQ1NJMkFfRFBIWV9MMV9ERUxBWUNBTF9SU1RC X1NISUZUIDkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExMF9DU0kyQV9SR19DU0kyQV9EUEhZX0wx X0RFTEFZQ0FMX1JTVEJfTUFTSyAoMHgxIDw8IDkpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMTBf Q1NJMkFfUkdfQ1NJMkFfRFBIWV9MMV9WUkVGX1NFTF9TSElGVCAxMAo+PiArI2RlZmluZSBNSVBJ X1JYX0FOQTEwX0NTSTJBX1JHX0NTSTJBX0RQSFlfTDFfVlJFRl9TRUxfTUFTSyAoMHgzZiA8PCAx MCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExMF9DU0kyQV9SR19DU0kyQV9EUEhZX0wyX0RFTEFZ Q0FMX0VOX1NISUZUIDE2Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMTBfQ1NJMkFfUkdfQ1NJMkFf RFBIWV9MMl9ERUxBWUNBTF9FTl9NQVNLICgweDEgPDwgMTYpCj4+ICsjZGVmaW5lIE1JUElfUlhf QU5BMTBfQ1NJMkFfUkdfQ1NJMkFfRFBIWV9MMl9ERUxBWUNBTF9SU1RCX1NISUZUIDE3Cj4+ICsj ZGVmaW5lIE1JUElfUlhfQU5BMTBfQ1NJMkFfUkdfQ1NJMkFfRFBIWV9MMl9ERUxBWUNBTF9SU1RC X01BU0sgKDB4MSA8PCAxNykKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExMF9DU0kyQV9SR19DU0ky QV9EUEhZX0wyX1ZSRUZfU0VMX1NISUZUIDE4Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMTBfQ1NJ MkFfUkdfQ1NJMkFfRFBIWV9MMl9WUkVGX1NFTF9NQVNLICgweDNmIDw8IDE4KQo+PiArI2RlZmlu ZSBNSVBJX1JYX0FOQTE4X0NTSTJBICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg MHg0MDE4Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMThfQ1NJMkFfUkdfQ1NJMkFfTDBfRVFfT1Nf Q0FMX0VOX1NISUZUIDAKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExOF9DU0kyQV9SR19DU0kyQV9M MF9FUV9PU19DQUxfRU5fTUFTSyAoMHgxIDw8IDApCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMThf Q1NJMkFfUkdfQ1NJMkFfTDBfRVFfTU9OX0VOX1NISUZUIDEKPj4gKyNkZWZpbmUgTUlQSV9SWF9B TkExOF9DU0kyQV9SR19DU0kyQV9MMF9FUV9NT05fRU5fTUFTSyAoMHgxIDw8IDEpCj4+ICsjZGVm aW5lIE1JUElfUlhfQU5BMThfQ1NJMkFfUkdfQ1NJMkFfTDBfRVFfU0NBX1NISUZUIDIKPj4gKyNk ZWZpbmUgTUlQSV9SWF9BTkExOF9DU0kyQV9SR19DU0kyQV9MMF9FUV9TQ0FfTUFTSyAoMHgxIDw8 IDIpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMThfQ1NJMkFfUkdfQ1NJMkFfTDBfRVFfU0NCX1NI SUZUIDMKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExOF9DU0kyQV9SR19DU0kyQV9MMF9FUV9TQ0Jf TUFTSyAoMHgxIDw8IDMpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMThfQ1NJMkFfUkdfQ1NJMkFf TDBfRVFfSVNfU0hJRlQgNAo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTE4X0NTSTJBX1JHX0NTSTJB X0wwX0VRX0lTX01BU0sgKDB4MyA8PCA0KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTE4X0NTSTJB X1JHX0NTSTJBX0wwX0VRX0JXX1NISUZUIDYKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExOF9DU0ky QV9SR19DU0kyQV9MMF9FUV9CV19NQVNLICgweDMgPDwgNikKPj4gKyNkZWZpbmUgTUlQSV9SWF9B TkExOF9DU0kyQV9SR19DU0kyQV9MMF9FUV9TUkFfU0hJRlQgOAo+PiArI2RlZmluZSBNSVBJX1JY X0FOQTE4X0NTSTJBX1JHX0NTSTJBX0wwX0VRX1NSQV9NQVNLICgweGYgPDwgOCkKPj4gKyNkZWZp bmUgTUlQSV9SWF9BTkExOF9DU0kyQV9SR19DU0kyQV9MMF9FUV9TUkJfU0hJRlQgMTIKPj4gKyNk ZWZpbmUgTUlQSV9SWF9BTkExOF9DU0kyQV9SR19DU0kyQV9MMF9FUV9TUkJfTUFTSyAoMHhmIDw8 IDEyKQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTE4X0NTSTJBX1JHX0NTSTJBX0wxX0VRX09TX0NB TF9FTl9TSElGVCAxNgo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTE4X0NTSTJBX1JHX0NTSTJBX0wx X0VRX09TX0NBTF9FTl9NQVNLICgweDEgPDwgMTYpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMThf Q1NJMkFfUkdfQ1NJMkFfTDFfRVFfTU9OX0VOX1NISUZUIDE3Cj4+ICsjZGVmaW5lIE1JUElfUlhf QU5BMThfQ1NJMkFfUkdfQ1NJMkFfTDFfRVFfTU9OX0VOX01BU0sgKDB4MSA8PCAxNykKPj4gKyNk ZWZpbmUgTUlQSV9SWF9BTkExOF9DU0kyQV9SR19DU0kyQV9MMV9FUV9TQ0FfU0hJRlQgMTgKPj4g KyNkZWZpbmUgTUlQSV9SWF9BTkExOF9DU0kyQV9SR19DU0kyQV9MMV9FUV9TQ0FfTUFTSyAoMHgx IDw8IDE4KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTE4X0NTSTJBX1JHX0NTSTJBX0wxX0VRX1ND Ql9TSElGVCAxOQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTE4X0NTSTJBX1JHX0NTSTJBX0wxX0VR X1NDQl9NQVNLICgweDEgPDwgMTkpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMThfQ1NJMkFfUkdf Q1NJMkFfTDFfRVFfSVNfU0hJRlQgMjAKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExOF9DU0kyQV9S R19DU0kyQV9MMV9FUV9JU19NQVNLICgweDMgPDwgMjApCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5B MThfQ1NJMkFfUkdfQ1NJMkFfTDFfRVFfQldfU0hJRlQgMjIKPj4gKyNkZWZpbmUgTUlQSV9SWF9B TkExOF9DU0kyQV9SR19DU0kyQV9MMV9FUV9CV19NQVNLICgweDMgPDwgMjIpCj4+ICsjZGVmaW5l IE1JUElfUlhfQU5BMThfQ1NJMkFfUkdfQ1NJMkFfTDFfRVFfU1JBX1NISUZUIDI0Cj4+ICsjZGVm aW5lIE1JUElfUlhfQU5BMThfQ1NJMkFfUkdfQ1NJMkFfTDFfRVFfU1JBX01BU0sgKDB4ZiA8PCAy NCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExOF9DU0kyQV9SR19DU0kyQV9MMV9FUV9TUkJfU0hJ RlQgMjgKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExOF9DU0kyQV9SR19DU0kyQV9MMV9FUV9TUkJf TUFTSyAoMHhmIDw8IDI4KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTFDX0NTSTJBICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgMHg0MDFDCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5B MUNfQ1NJMkFfUkdfQ1NJMkFfTDJfRVFfT1NfQ0FMX0VOX1NISUZUIDAKPj4gKyNkZWZpbmUgTUlQ SV9SWF9BTkExQ19DU0kyQV9SR19DU0kyQV9MMl9FUV9PU19DQUxfRU5fTUFTSyAoMHgxIDw8IDAp Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMUNfQ1NJMkFfUkdfQ1NJMkFfTDJfRVFfTU9OX0VOX1NI SUZUIDEKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExQ19DU0kyQV9SR19DU0kyQV9MMl9FUV9NT05f RU5fTUFTSyAoMHgxIDw8IDEpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMUNfQ1NJMkFfUkdfQ1NJ MkFfTDJfRVFfU0NBX1NISUZUIDIKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExQ19DU0kyQV9SR19D U0kyQV9MMl9FUV9TQ0FfTUFTSyAoMHgxIDw8IDIpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMUNf Q1NJMkFfUkdfQ1NJMkFfTDJfRVFfU0NCX1NISUZUIDMKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEx Q19DU0kyQV9SR19DU0kyQV9MMl9FUV9TQ0JfTUFTSyAoMHgxIDw8IDMpCj4+ICsjZGVmaW5lIE1J UElfUlhfQU5BMUNfQ1NJMkFfUkdfQ1NJMkFfTDJfRVFfSVNfU0hJRlQgNAo+PiArI2RlZmluZSBN SVBJX1JYX0FOQTFDX0NTSTJBX1JHX0NTSTJBX0wyX0VRX0lTX01BU0sgKDB4MyA8PCA0KQo+PiAr I2RlZmluZSBNSVBJX1JYX0FOQTFDX0NTSTJBX1JHX0NTSTJBX0wyX0VRX0JXX1NISUZUIDYKPj4g KyNkZWZpbmUgTUlQSV9SWF9BTkExQ19DU0kyQV9SR19DU0kyQV9MMl9FUV9CV19NQVNLICgweDMg PDwgNikKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExQ19DU0kyQV9SR19DU0kyQV9MMl9FUV9TUkFf U0hJRlQgOAo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTFDX0NTSTJBX1JHX0NTSTJBX0wyX0VRX1NS QV9NQVNLICgweGYgPDwgOCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExQ19DU0kyQV9SR19DU0ky QV9MMl9FUV9TUkJfU0hJRlQgMTIKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExQ19DU0kyQV9SR19D U0kyQV9MMl9FUV9TUkJfTUFTSyAoMHhmIDw8IDEyKQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTI0 X0NTSTJBICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHg0MDI0Cj4+ICsjZGVm aW5lIE1JUElfUlhfQU5BMjRfQ1NJMkFfUkdfQ1NJMkFfUkVTRVJWRV9TSElGVCAyNAo+PiArI2Rl ZmluZSBNSVBJX1JYX0FOQTI0X0NTSTJBX1JHX0NTSTJBX1JFU0VSVkVfTUFTSyAoMHhmZiA8PCAy NCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkE0OF9DU0kyQSAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgIDB4NDA0OAo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTQ4X0NTSTJBX1JHU19D U0kyQV9EUEhZX0wwX09TX0NBTF9DUExUX1NISUZUIDMKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkE0 OF9DU0kyQV9SR1NfQ1NJMkFfRFBIWV9MMF9PU19DQUxfQ1BMVF9NQVNLICgweDEgPDwgMykKPj4g KyNkZWZpbmUgTUlQSV9SWF9BTkE0OF9DU0kyQV9SR1NfQ1NJMkFfRFBIWV9MMV9PU19DQUxfQ1BM VF9TSElGVCA0Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BNDhfQ1NJMkFfUkdTX0NTSTJBX0RQSFlf TDFfT1NfQ0FMX0NQTFRfTUFTSyAoMHgxIDw8IDQpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BNDhf Q1NJMkFfUkdTX0NTSTJBX0RQSFlfTDJfT1NfQ0FMX0NQTFRfU0hJRlQgNQo+PiArI2RlZmluZSBN SVBJX1JYX0FOQTQ4X0NTSTJBX1JHU19DU0kyQV9EUEhZX0wyX09TX0NBTF9DUExUX01BU0sgKDB4 MSA8PCA1KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTQ4X0NTSTJBX1JHU19DU0kyQV9PU19DQUxf Q09ERV9TSElGVCA4Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BNDhfQ1NJMkFfUkdTX0NTSTJBX09T X0NBTF9DT0RFX01BU0sgKDB4ZmYgPDwgOCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9XUkFQUEVSODBf Q1NJMkEgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4NDA4MAo+PiArI2RlZmluZSBN SVBJX1JYX1dSQVBQRVI4MF9DU0kyQV9DU1JfQ1NJX0NMS19NT05fU0hJRlQgMAo+PiArI2RlZmlu ZSBNSVBJX1JYX1dSQVBQRVI4MF9DU0kyQV9DU1JfQ1NJX0NMS19NT05fTUFTSyAoMHgxIDw8IDAp Cj4+ICsjZGVmaW5lIE1JUElfUlhfV1JBUFBFUjgwX0NTSTJBX0NTUl9DU0lfTU9OX01VWF9TSElG VCA4Cj4+ICsjZGVmaW5lIE1JUElfUlhfV1JBUFBFUjgwX0NTSTJBX0NTUl9DU0lfTU9OX01VWF9N QVNLICgweGZmIDw8IDgpCj4+ICsjZGVmaW5lIE1JUElfUlhfV1JBUFBFUjgwX0NTSTJBX0NTUl9D U0lfUlNUX01PREVfU0hJRlQgMTYKPj4gKyNkZWZpbmUgTUlQSV9SWF9XUkFQUEVSODBfQ1NJMkFf Q1NSX0NTSV9SU1RfTU9ERV9NQVNLICgweDMgPDwgMTYpCj4+ICsjZGVmaW5lIE1JUElfUlhfV1JB UFBFUjgwX0NTSTJBX0NTUl9TV19SU1RfU0hJRlQgMjQKPj4gKyNkZWZpbmUgTUlQSV9SWF9XUkFQ UEVSODBfQ1NJMkFfQ1NSX1NXX1JTVF9NQVNLICgweGYgPDwgMjQpCj4+ICsjZGVmaW5lIE1JUElf UlhfV1JBUFBFUjg0X0NTSTJBICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDQwODQK Pj4gKyNkZWZpbmUgTUlQSV9SWF9XUkFQUEVSODRfQ1NJMkFfQ1NJX0RFQlVHX09VVF9TSElGVCAw Cj4+ICsjZGVmaW5lIE1JUElfUlhfV1JBUFBFUjg0X0NTSTJBX0NTSV9ERUJVR19PVVRfTUFTSyAo MHhmZmZmZmZmZiA8PCAwKQo+PiArI2RlZmluZSBNSVBJX1JYX1dSQVBQRVI4OF9DU0kyQSAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgMHg0MDg4Cj4+ICsjZGVmaW5lIE1JUElfUlhfV1JB UFBFUjg4X0NTSTJBX0NTUl9TV19NT0RFXzBfU0hJRlQgMAo+PiArI2RlZmluZSBNSVBJX1JYX1dS QVBQRVI4OF9DU0kyQV9DU1JfU1dfTU9ERV8wX01BU0sgKDB4ZmZmZmZmZmYgPDwgMCkKPj4gKyNk ZWZpbmUgTUlQSV9SWF9XUkFQUEVSOENfQ1NJMkEgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgIDB4NDA4Qwo+PiArI2RlZmluZSBNSVBJX1JYX1dSQVBQRVI4Q19DU0kyQV9DU1JfU1dfTU9E RV8xX1NISUZUIDAKPj4gKyNkZWZpbmUgTUlQSV9SWF9XUkFQUEVSOENfQ1NJMkFfQ1NSX1NXX01P REVfMV9NQVNLICgweGZmZmZmZmZmIDw8IDApCj4+ICsjZGVmaW5lIE1JUElfUlhfV1JBUFBFUjkw X0NTSTJBICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDQwOTAKPj4gKyNkZWZpbmUg TUlQSV9SWF9XUkFQUEVSOTBfQ1NJMkFfQ1NSX1NXX01PREVfMl9TSElGVCAwCj4+ICsjZGVmaW5l IE1JUElfUlhfV1JBUFBFUjkwX0NTSTJBX0NTUl9TV19NT0RFXzJfTUFTSyAoMHhmZmZmZmZmZiA8 PCAwKQo+PiArI2RlZmluZSBNSVBJX1JYX1dSQVBQRVI5NF9DU0kyQSAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgMHg0MDk0Cj4+ICsjZGVmaW5lIE1JUElfUlhfV1JBUFBFUjk0X0NTSTJB X0NTUl9TV19WQUxVRV8wX1NISUZUIDAKPj4gKyNkZWZpbmUgTUlQSV9SWF9XUkFQUEVSOTRfQ1NJ MkFfQ1NSX1NXX1ZBTFVFXzBfTUFTSyAoMHhmZmZmZmZmZiA8PCAwKQo+PiArI2RlZmluZSBNSVBJ X1JYX1dSQVBQRVI5OF9DU0kyQSAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHg0MDk4 Cj4+ICsjZGVmaW5lIE1JUElfUlhfV1JBUFBFUjk4X0NTSTJBX0NTUl9TV19WQUxVRV8xX1NISUZU IDAKPj4gKyNkZWZpbmUgTUlQSV9SWF9XUkFQUEVSOThfQ1NJMkFfQ1NSX1NXX1ZBTFVFXzFfTUFT SyAoMHhmZmZmZmZmZiA8PCAwKQo+PiArI2RlZmluZSBNSVBJX1JYX1dSQVBQRVI5Q19DU0kyQSAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHg0MDlDCj4+ICsjZGVmaW5lIE1JUElfUlhf V1JBUFBFUjlDX0NTSTJBX0NTUl9TV19WQUxVRV8yX1NISUZUIDAKPj4gKyNkZWZpbmUgTUlQSV9S WF9XUkFQUEVSOUNfQ1NJMkFfQ1NSX1NXX1ZBTFVFXzJfTUFTSyAoMHhmZmZmZmZmZiA8PCAwKQo+ PiArI2RlZmluZSBNSVBJX1JYX0FOQUE0X0NTSTJBICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgMHg0MEE0Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BQTRfQ1NJMkFfUkdfQ1NJMkFf RFBIWV9MMF9TWU5DX0lOSVRfU0VMX1NISUZUIDAKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkFBNF9D U0kyQV9SR19DU0kyQV9EUEhZX0wwX1NZTkNfSU5JVF9TRUxfTUFTSyAoMHgxIDw8IDApCj4+ICsj ZGVmaW5lIE1JUElfUlhfQU5BQTRfQ1NJMkFfUkdfQ1NJMkFfRFBIWV9MMF9GT1JDRV9JTklUX1NI SUZUIDEKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkFBNF9DU0kyQV9SR19DU0kyQV9EUEhZX0wwX0ZP UkNFX0lOSVRfTUFTSyAoMHgxIDw8IDEpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BQTRfQ1NJMkFf UkdfQ1NJMkFfRFBIWV9MMV9TWU5DX0lOSVRfU0VMX1NISUZUIDIKPj4gKyNkZWZpbmUgTUlQSV9S WF9BTkFBNF9DU0kyQV9SR19DU0kyQV9EUEhZX0wxX1NZTkNfSU5JVF9TRUxfTUFTSyAoMHgxIDw8 IDIpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BQTRfQ1NJMkFfUkdfQ1NJMkFfRFBIWV9MMV9GT1JD RV9JTklUX1NISUZUIDMKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkFBNF9DU0kyQV9SR19DU0kyQV9E UEhZX0wxX0ZPUkNFX0lOSVRfTUFTSyAoMHgxIDw8IDMpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5B QTRfQ1NJMkFfUkdfQ1NJMkFfRFBIWV9MMl9TWU5DX0lOSVRfU0VMX1NISUZUIDQKPj4gKyNkZWZp bmUgTUlQSV9SWF9BTkFBNF9DU0kyQV9SR19DU0kyQV9EUEhZX0wyX1NZTkNfSU5JVF9TRUxfTUFT SyAoMHgxIDw8IDQpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BQTRfQ1NJMkFfUkdfQ1NJMkFfRFBI WV9MMl9GT1JDRV9JTklUX1NISUZUIDUKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkFBNF9DU0kyQV9S R19DU0kyQV9EUEhZX0wyX0ZPUkNFX0lOSVRfTUFTSyAoMHgxIDw8IDUpCj4+ICsjZGVmaW5lIE1J UElfUlhfQU5BQThfQ1NJMkEgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDQw QTgKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkFBOF9DU0kyQV9SR19DU0kyQV9EUEhZX0wwX0JZVEVD S19JTlZFUlRfU0hJRlQgMAo+PiArI2RlZmluZSBNSVBJX1JYX0FOQUE4X0NTSTJBX1JHX0NTSTJB X0RQSFlfTDBfQllURUNLX0lOVkVSVF9NQVNLICgweDEgPDwgMCkKPj4gKyNkZWZpbmUgTUlQSV9S WF9BTkFBOF9DU0kyQV9SR19DU0kyQV9EUEhZX0wxX0JZVEVDS19JTlZFUlRfU0hJRlQgMQo+PiAr I2RlZmluZSBNSVBJX1JYX0FOQUE4X0NTSTJBX1JHX0NTSTJBX0RQSFlfTDFfQllURUNLX0lOVkVS VF9NQVNLICgweDEgPDwgMSkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkFBOF9DU0kyQV9SR19DU0ky QV9EUEhZX0wyX0JZVEVDS19JTlZFUlRfU0hJRlQgMgo+PiArI2RlZmluZSBNSVBJX1JYX0FOQUE4 X0NTSTJBX1JHX0NTSTJBX0RQSFlfTDJfQllURUNLX0lOVkVSVF9NQVNLICgweDEgPDwgMikKPj4g KyNkZWZpbmUgTUlQSV9SWF9BTkFBOF9DU0kyQV9SR19DU0kyQV9EUEhZX0hTREVUX0xFVkVMX01P REVfRU5fU0hJRlQgMwo+PiArI2RlZmluZSBNSVBJX1JYX0FOQUE4X0NTSTJBX1JHX0NTSTJBX0RQ SFlfSFNERVRfTEVWRUxfTU9ERV9FTl9NQVNLICgweDEgPDwgMykKPj4gKyNkZWZpbmUgTUlQSV9S WF9BTkFBOF9DU0kyQV9SR19DU0kyQV9PU19DQUxfU0VMX1NISUZUIDQKPj4gKyNkZWZpbmUgTUlQ SV9SWF9BTkFBOF9DU0kyQV9SR19DU0kyQV9PU19DQUxfU0VMX01BU0sgKDB4NyA8PCA0KQo+PiAr I2RlZmluZSBNSVBJX1JYX0FOQUE4X0NTSTJBX1JHX0NTSTJBX0RQSFlfSFNERVRfRElHX0JBQ0tf RU5fU0hJRlQgNwo+PiArI2RlZmluZSBNSVBJX1JYX0FOQUE4X0NTSTJBX1JHX0NTSTJBX0RQSFlf SFNERVRfRElHX0JBQ0tfRU5fTUFTSyAoMHgxIDw8IDcpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5B QThfQ1NJMkFfUkdfQ1NJMkFfRFBIWV9ERUxBWUNBTF9DS19TRUxfU0hJRlQgOAo+PiArI2RlZmlu ZSBNSVBJX1JYX0FOQUE4X0NTSTJBX1JHX0NTSTJBX0RQSFlfREVMQVlDQUxfQ0tfU0VMX01BU0sg KDB4NyA8PCA4KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQUE4X0NTSTJBX1JHX0NTSTJBX09TX0NB TF9ESVZfU0hJRlQgMTEKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkFBOF9DU0kyQV9SR19DU0kyQV9P U19DQUxfRElWX01BU0sgKDB4MyA8PCAxMSkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEwMF9DU0ky QiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4NTAwMAo+PiArI2RlZmluZSBN SVBJX1JYX0FOQTAwX0NTSTJCX1JHX0NTSTJCX0VRX1BST1RFQ1RfRU5fU0hJRlQgMQo+PiArI2Rl ZmluZSBNSVBJX1JYX0FOQTAwX0NTSTJCX1JHX0NTSTJCX0VRX1BST1RFQ1RfRU5fTUFTSyAoMHgx IDw8IDEpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMDBfQ1NJMkJfUkdfQ1NJMkJfQkdfTFBGX0VO X1NISUZUIDIKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEwMF9DU0kyQl9SR19DU0kyQl9CR19MUEZf RU5fTUFTSyAoMHgxIDw8IDIpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMDBfQ1NJMkJfUkdfQ1NJ MkJfQkdfQ09SRV9FTl9TSElGVCAzCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMDBfQ1NJMkJfUkdf Q1NJMkJfQkdfQ09SRV9FTl9NQVNLICgweDEgPDwgMykKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEw MF9DU0kyQl9SR19DU0kyQl9EUEhZX0wwX0NLTU9ERV9FTl9TSElGVCA1Cj4+ICsjZGVmaW5lIE1J UElfUlhfQU5BMDBfQ1NJMkJfUkdfQ1NJMkJfRFBIWV9MMF9DS01PREVfRU5fTUFTSyAoMHgxIDw8 IDUpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMDBfQ1NJMkJfUkdfQ1NJMkJfRFBIWV9MMF9DS1NF TF9TSElGVCA2Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMDBfQ1NJMkJfUkdfQ1NJMkJfRFBIWV9M MF9DS1NFTF9NQVNLICgweDEgPDwgNikKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEwMF9DU0kyQl9S R19DU0kyQl9EUEhZX0wxX0NLTU9ERV9FTl9TSElGVCA4Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5B MDBfQ1NJMkJfUkdfQ1NJMkJfRFBIWV9MMV9DS01PREVfRU5fTUFTSyAoMHgxIDw8IDgpCj4+ICsj ZGVmaW5lIE1JUElfUlhfQU5BMDBfQ1NJMkJfUkdfQ1NJMkJfRFBIWV9MMV9DS1NFTF9TSElGVCA5 Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMDBfQ1NJMkJfUkdfQ1NJMkJfRFBIWV9MMV9DS1NFTF9N QVNLICgweDEgPDwgOSkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEwMF9DU0kyQl9SR19DU0kyQl9E UEhZX0wyX0NLTU9ERV9FTl9TSElGVCAxMQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTAwX0NTSTJC X1JHX0NTSTJCX0RQSFlfTDJfQ0tNT0RFX0VOX01BU0sgKDB4MSA8PCAxMSkKPj4gKyNkZWZpbmUg TUlQSV9SWF9BTkEwMF9DU0kyQl9SR19DU0kyQl9EUEhZX0wyX0NLU0VMX1NISUZUIDEyCj4+ICsj ZGVmaW5lIE1JUElfUlhfQU5BMDBfQ1NJMkJfUkdfQ1NJMkJfRFBIWV9MMl9DS1NFTF9NQVNLICgw eDEgPDwgMTIpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMDRfQ1NJMkIgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAweDUwMDQKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEwNF9DU0ky Ql9SR19DU0kyQl9CR19MUFJYX1ZUSF9TRUxfU0hJRlQgMAo+PiArI2RlZmluZSBNSVBJX1JYX0FO QTA0X0NTSTJCX1JHX0NTSTJCX0JHX0xQUlhfVlRIX1NFTF9NQVNLICgweDcgPDwgMCkKPj4gKyNk ZWZpbmUgTUlQSV9SWF9BTkEwNF9DU0kyQl9SR19DU0kyQl9CR19MUFJYX1ZUTF9TRUxfU0hJRlQg NAo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTA0X0NTSTJCX1JHX0NTSTJCX0JHX0xQUlhfVlRMX1NF TF9NQVNLICgweDcgPDwgNCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEwNF9DU0kyQl9SR19DU0ky Ql9CR19IU0RFVF9WVEhfU0VMX1NISUZUIDgKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEwNF9DU0ky Ql9SR19DU0kyQl9CR19IU0RFVF9WVEhfU0VMX01BU0sgKDB4NyA8PCA4KQo+PiArI2RlZmluZSBN SVBJX1JYX0FOQTA0X0NTSTJCX1JHX0NTSTJCX0JHX0hTREVUX1ZUTF9TRUxfU0hJRlQgMTIKPj4g KyNkZWZpbmUgTUlQSV9SWF9BTkEwNF9DU0kyQl9SR19DU0kyQl9CR19IU0RFVF9WVExfU0VMX01B U0sgKDB4NyA8PCAxMikKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEwNF9DU0kyQl9SR19DU0kyQl9C R19WUkVGX1NFTF9TSElGVCAxNgo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTA0X0NTSTJCX1JHX0NT STJCX0JHX1ZSRUZfU0VMX01BU0sgKDB4ZiA8PCAxNikKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEw NF9DU0kyQl9SR19DU0kyQl9CR19NT05fVlJFRl9TRUxfU0hJRlQgMjQKPj4gKyNkZWZpbmUgTUlQ SV9SWF9BTkEwNF9DU0kyQl9SR19DU0kyQl9CR19NT05fVlJFRl9TRUxfTUFTSyAoMHhmIDw8IDI0 KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTA0X0NTSTJCX1JHX0NTSTJCX0ZPUkNFX0hTUlRfRU5f U0hJRlQgMjgKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEwNF9DU0kyQl9SR19DU0kyQl9GT1JDRV9I U1JUX0VOX01BU0sgKDB4MSA8PCAyOCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEwOF9DU0kyQiAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4NTAwOAo+PiArI2RlZmluZSBNSVBJ X1JYX0FOQTA4X0NTSTJCX1JHX0NTSTJCX0wwUF9IU1JUX0NPREVfU0hJRlQgMAo+PiArI2RlZmlu ZSBNSVBJX1JYX0FOQTA4X0NTSTJCX1JHX0NTSTJCX0wwUF9IU1JUX0NPREVfTUFTSyAoMHgxZiA8 PCAwKQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTA4X0NTSTJCX1JHX0NTSTJCX0wwTl9IU1JUX0NP REVfU0hJRlQgOAo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTA4X0NTSTJCX1JHX0NTSTJCX0wwTl9I U1JUX0NPREVfTUFTSyAoMHgxZiA8PCA4KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTA4X0NTSTJC X1JHX0NTSTJCX0wxUF9IU1JUX0NPREVfU0hJRlQgMTYKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEw OF9DU0kyQl9SR19DU0kyQl9MMVBfSFNSVF9DT0RFX01BU0sgKDB4MWYgPDwgMTYpCj4+ICsjZGVm aW5lIE1JUElfUlhfQU5BMDhfQ1NJMkJfUkdfQ1NJMkJfTDFOX0hTUlRfQ09ERV9TSElGVCAyNAo+ PiArI2RlZmluZSBNSVBJX1JYX0FOQTA4X0NTSTJCX1JHX0NTSTJCX0wxTl9IU1JUX0NPREVfTUFT SyAoMHgxZiA8PCAyNCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEwQ19DU0kyQiAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgIDB4NTAwQwo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTBD X0NTSTJCX1JHX0NTSTJCX0wyUF9IU1JUX0NPREVfU0hJRlQgMAo+PiArI2RlZmluZSBNSVBJX1JY X0FOQTBDX0NTSTJCX1JHX0NTSTJCX0wyUF9IU1JUX0NPREVfTUFTSyAoMHgxZiA8PCAwKQo+PiAr I2RlZmluZSBNSVBJX1JYX0FOQTBDX0NTSTJCX1JHX0NTSTJCX0wyTl9IU1JUX0NPREVfU0hJRlQg OAo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTBDX0NTSTJCX1JHX0NTSTJCX0wyTl9IU1JUX0NPREVf TUFTSyAoMHgxZiA8PCA4KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTEwX0NTSTJCICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgMHg1MDEwCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5B MTBfQ1NJMkJfUkdfQ1NJMkJfRFBIWV9MMF9ERUxBWUNBTF9FTl9TSElGVCAwCj4+ICsjZGVmaW5l IE1JUElfUlhfQU5BMTBfQ1NJMkJfUkdfQ1NJMkJfRFBIWV9MMF9ERUxBWUNBTF9FTl9NQVNLICgw eDEgPDwgMCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExMF9DU0kyQl9SR19DU0kyQl9EUEhZX0ww X0RFTEFZQ0FMX1JTVEJfU0hJRlQgMQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTEwX0NTSTJCX1JH X0NTSTJCX0RQSFlfTDBfREVMQVlDQUxfUlNUQl9NQVNLICgweDEgPDwgMSkKPj4gKyNkZWZpbmUg TUlQSV9SWF9BTkExMF9DU0kyQl9SR19DU0kyQl9EUEhZX0wwX1ZSRUZfU0VMX1NISUZUIDIKPj4g KyNkZWZpbmUgTUlQSV9SWF9BTkExMF9DU0kyQl9SR19DU0kyQl9EUEhZX0wwX1ZSRUZfU0VMX01B U0sgKDB4M2YgPDwgMikKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExMF9DU0kyQl9SR19DU0kyQl9E UEhZX0wxX0RFTEFZQ0FMX0VOX1NISUZUIDgKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExMF9DU0ky Ql9SR19DU0kyQl9EUEhZX0wxX0RFTEFZQ0FMX0VOX01BU0sgKDB4MSA8PCA4KQo+PiArI2RlZmlu ZSBNSVBJX1JYX0FOQTEwX0NTSTJCX1JHX0NTSTJCX0RQSFlfTDFfREVMQVlDQUxfUlNUQl9TSElG VCA5Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMTBfQ1NJMkJfUkdfQ1NJMkJfRFBIWV9MMV9ERUxB WUNBTF9SU1RCX01BU0sgKDB4MSA8PCA5KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTEwX0NTSTJC X1JHX0NTSTJCX0RQSFlfTDFfVlJFRl9TRUxfU0hJRlQgMTAKPj4gKyNkZWZpbmUgTUlQSV9SWF9B TkExMF9DU0kyQl9SR19DU0kyQl9EUEhZX0wxX1ZSRUZfU0VMX01BU0sgKDB4M2YgPDwgMTApCj4+ ICsjZGVmaW5lIE1JUElfUlhfQU5BMTBfQ1NJMkJfUkdfQ1NJMkJfRFBIWV9MMl9ERUxBWUNBTF9F Tl9TSElGVCAxNgo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTEwX0NTSTJCX1JHX0NTSTJCX0RQSFlf TDJfREVMQVlDQUxfRU5fTUFTSyAoMHgxIDw8IDE2KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTEw X0NTSTJCX1JHX0NTSTJCX0RQSFlfTDJfREVMQVlDQUxfUlNUQl9TSElGVCAxNwo+PiArI2RlZmlu ZSBNSVBJX1JYX0FOQTEwX0NTSTJCX1JHX0NTSTJCX0RQSFlfTDJfREVMQVlDQUxfUlNUQl9NQVNL ICgweDEgPDwgMTcpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMTBfQ1NJMkJfUkdfQ1NJMkJfRFBI WV9MMl9WUkVGX1NFTF9TSElGVCAxOAo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTEwX0NTSTJCX1JH X0NTSTJCX0RQSFlfTDJfVlJFRl9TRUxfTUFTSyAoMHgzZiA8PCAxOCkKPj4gKyNkZWZpbmUgTUlQ SV9SWF9BTkExOF9DU0kyQiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4NTAx OAo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTE4X0NTSTJCX1JHX0NTSTJCX0wwX0VRX09TX0NBTF9F Tl9TSElGVCAwCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMThfQ1NJMkJfUkdfQ1NJMkJfTDBfRVFf T1NfQ0FMX0VOX01BU0sgKDB4MSA8PCAwKQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTE4X0NTSTJC X1JHX0NTSTJCX0wwX0VRX01PTl9FTl9TSElGVCAxCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMThf Q1NJMkJfUkdfQ1NJMkJfTDBfRVFfTU9OX0VOX01BU0sgKDB4MSA8PCAxKQo+PiArI2RlZmluZSBN SVBJX1JYX0FOQTE4X0NTSTJCX1JHX0NTSTJCX0wwX0VRX1NDQV9TSElGVCAyCj4+ICsjZGVmaW5l IE1JUElfUlhfQU5BMThfQ1NJMkJfUkdfQ1NJMkJfTDBfRVFfU0NBX01BU0sgKDB4MSA8PCAyKQo+ PiArI2RlZmluZSBNSVBJX1JYX0FOQTE4X0NTSTJCX1JHX0NTSTJCX0wwX0VRX1NDQl9TSElGVCAz Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMThfQ1NJMkJfUkdfQ1NJMkJfTDBfRVFfU0NCX01BU0sg KDB4MSA8PCAzKQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTE4X0NTSTJCX1JHX0NTSTJCX0wwX0VR X0lTX1NISUZUIDQKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExOF9DU0kyQl9SR19DU0kyQl9MMF9F UV9JU19NQVNLICgweDMgPDwgNCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExOF9DU0kyQl9SR19D U0kyQl9MMF9FUV9CV19TSElGVCA2Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMThfQ1NJMkJfUkdf Q1NJMkJfTDBfRVFfQldfTUFTSyAoMHgzIDw8IDYpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMThf Q1NJMkJfUkdfQ1NJMkJfTDBfRVFfU1JBX1NISUZUIDgKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEx OF9DU0kyQl9SR19DU0kyQl9MMF9FUV9TUkFfTUFTSyAoMHhmIDw8IDgpCj4+ICsjZGVmaW5lIE1J UElfUlhfQU5BMThfQ1NJMkJfUkdfQ1NJMkJfTDBfRVFfU1JCX1NISUZUIDEyCj4+ICsjZGVmaW5l IE1JUElfUlhfQU5BMThfQ1NJMkJfUkdfQ1NJMkJfTDBfRVFfU1JCX01BU0sgKDB4ZiA8PCAxMikK Pj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExOF9DU0kyQl9SR19DU0kyQl9MMV9FUV9PU19DQUxfRU5f U0hJRlQgMTYKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExOF9DU0kyQl9SR19DU0kyQl9MMV9FUV9P U19DQUxfRU5fTUFTSyAoMHgxIDw8IDE2KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTE4X0NTSTJC X1JHX0NTSTJCX0wxX0VRX01PTl9FTl9TSElGVCAxNwo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTE4 X0NTSTJCX1JHX0NTSTJCX0wxX0VRX01PTl9FTl9NQVNLICgweDEgPDwgMTcpCj4+ICsjZGVmaW5l IE1JUElfUlhfQU5BMThfQ1NJMkJfUkdfQ1NJMkJfTDFfRVFfU0NBX1NISUZUIDE4Cj4+ICsjZGVm aW5lIE1JUElfUlhfQU5BMThfQ1NJMkJfUkdfQ1NJMkJfTDFfRVFfU0NBX01BU0sgKDB4MSA8PCAx OCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExOF9DU0kyQl9SR19DU0kyQl9MMV9FUV9TQ0JfU0hJ RlQgMTkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExOF9DU0kyQl9SR19DU0kyQl9MMV9FUV9TQ0Jf TUFTSyAoMHgxIDw8IDE5KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTE4X0NTSTJCX1JHX0NTSTJC X0wxX0VRX0lTX1NISUZUIDIwCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMThfQ1NJMkJfUkdfQ1NJ MkJfTDFfRVFfSVNfTUFTSyAoMHgzIDw8IDIwKQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTE4X0NT STJCX1JHX0NTSTJCX0wxX0VRX0JXX1NISUZUIDIyCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMThf Q1NJMkJfUkdfQ1NJMkJfTDFfRVFfQldfTUFTSyAoMHgzIDw8IDIyKQo+PiArI2RlZmluZSBNSVBJ X1JYX0FOQTE4X0NTSTJCX1JHX0NTSTJCX0wxX0VRX1NSQV9TSElGVCAyNAo+PiArI2RlZmluZSBN SVBJX1JYX0FOQTE4X0NTSTJCX1JHX0NTSTJCX0wxX0VRX1NSQV9NQVNLICgweGYgPDwgMjQpCj4+ ICsjZGVmaW5lIE1JUElfUlhfQU5BMThfQ1NJMkJfUkdfQ1NJMkJfTDFfRVFfU1JCX1NISUZUIDI4 Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMThfQ1NJMkJfUkdfQ1NJMkJfTDFfRVFfU1JCX01BU0sg KDB4ZiA8PCAyOCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExQ19DU0kyQiAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgIDB4NTAxQwo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTFDX0NT STJCX1JHX0NTSTJCX0wyX0VRX09TX0NBTF9FTl9TSElGVCAwCj4+ICsjZGVmaW5lIE1JUElfUlhf QU5BMUNfQ1NJMkJfUkdfQ1NJMkJfTDJfRVFfT1NfQ0FMX0VOX01BU0sgKDB4MSA8PCAwKQo+PiAr I2RlZmluZSBNSVBJX1JYX0FOQTFDX0NTSTJCX1JHX0NTSTJCX0wyX0VRX01PTl9FTl9TSElGVCAx Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMUNfQ1NJMkJfUkdfQ1NJMkJfTDJfRVFfTU9OX0VOX01B U0sgKDB4MSA8PCAxKQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTFDX0NTSTJCX1JHX0NTSTJCX0wy X0VRX1NDQV9TSElGVCAyCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMUNfQ1NJMkJfUkdfQ1NJMkJf TDJfRVFfU0NBX01BU0sgKDB4MSA8PCAyKQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTFDX0NTSTJC X1JHX0NTSTJCX0wyX0VRX1NDQl9TSElGVCAzCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMUNfQ1NJ MkJfUkdfQ1NJMkJfTDJfRVFfU0NCX01BU0sgKDB4MSA8PCAzKQo+PiArI2RlZmluZSBNSVBJX1JY X0FOQTFDX0NTSTJCX1JHX0NTSTJCX0wyX0VRX0lTX1NISUZUIDQKPj4gKyNkZWZpbmUgTUlQSV9S WF9BTkExQ19DU0kyQl9SR19DU0kyQl9MMl9FUV9JU19NQVNLICgweDMgPDwgNCkKPj4gKyNkZWZp bmUgTUlQSV9SWF9BTkExQ19DU0kyQl9SR19DU0kyQl9MMl9FUV9CV19TSElGVCA2Cj4+ICsjZGVm aW5lIE1JUElfUlhfQU5BMUNfQ1NJMkJfUkdfQ1NJMkJfTDJfRVFfQldfTUFTSyAoMHgzIDw8IDYp Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMUNfQ1NJMkJfUkdfQ1NJMkJfTDJfRVFfU1JBX1NISUZU IDgKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkExQ19DU0kyQl9SR19DU0kyQl9MMl9FUV9TUkFfTUFT SyAoMHhmIDw8IDgpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMUNfQ1NJMkJfUkdfQ1NJMkJfTDJf RVFfU1JCX1NISUZUIDEyCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BMUNfQ1NJMkJfUkdfQ1NJMkJf TDJfRVFfU1JCX01BU0sgKDB4ZiA8PCAxMikKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkEyNF9DU0ky QiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4NTAyNAo+PiArI2RlZmluZSBN SVBJX1JYX0FOQTI0X0NTSTJCX1JHX0NTSTJCX1JFU0VSVkVfU0hJRlQgMjQKPj4gKyNkZWZpbmUg TUlQSV9SWF9BTkEyNF9DU0kyQl9SR19DU0kyQl9SRVNFUlZFX01BU0sgKDB4ZmYgPDwgMjQpCj4+ ICsjZGVmaW5lIE1JUElfUlhfQU5BNDhfQ1NJMkIgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAweDUwNDgKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkE0OF9DU0kyQl9SR1NfQ1NJMkJf RFBIWV9MMF9PU19DQUxfQ1BMVF9TSElGVCAzCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BNDhfQ1NJ MkJfUkdTX0NTSTJCX0RQSFlfTDBfT1NfQ0FMX0NQTFRfTUFTSyAoMHgxIDw8IDMpCj4+ICsjZGVm aW5lIE1JUElfUlhfQU5BNDhfQ1NJMkJfUkdTX0NTSTJCX0RQSFlfTDFfT1NfQ0FMX0NQTFRfU0hJ RlQgNAo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTQ4X0NTSTJCX1JHU19DU0kyQl9EUEhZX0wxX09T X0NBTF9DUExUX01BU0sgKDB4MSA8PCA0KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTQ4X0NTSTJC X1JHU19DU0kyQl9EUEhZX0wyX09TX0NBTF9DUExUX1NISUZUIDUKPj4gKyNkZWZpbmUgTUlQSV9S WF9BTkE0OF9DU0kyQl9SR1NfQ1NJMkJfRFBIWV9MMl9PU19DQUxfQ1BMVF9NQVNLICgweDEgPDwg NSkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkE0OF9DU0kyQl9SR1NfQ1NJMkJfT1NfQ0FMX0NPREVf U0hJRlQgOAo+PiArI2RlZmluZSBNSVBJX1JYX0FOQTQ4X0NTSTJCX1JHU19DU0kyQl9PU19DQUxf Q09ERV9NQVNLICgweGZmIDw8IDgpCj4+ICsjZGVmaW5lIE1JUElfUlhfV1JBUFBFUjgwX0NTSTJC ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDUwODAKPj4gKyNkZWZpbmUgTUlQSV9S WF9XUkFQUEVSODBfQ1NJMkJfQ1NSX0NTSV9DTEtfTU9OX1NISUZUIDAKPj4gKyNkZWZpbmUgTUlQ SV9SWF9XUkFQUEVSODBfQ1NJMkJfQ1NSX0NTSV9DTEtfTU9OX01BU0sgKDB4MSA8PCAwKQo+PiAr I2RlZmluZSBNSVBJX1JYX1dSQVBQRVI4MF9DU0kyQl9DU1JfQ1NJX01PTl9NVVhfU0hJRlQgOAo+ PiArI2RlZmluZSBNSVBJX1JYX1dSQVBQRVI4MF9DU0kyQl9DU1JfQ1NJX01PTl9NVVhfTUFTSyAo MHhmZiA8PCA4KQo+PiArI2RlZmluZSBNSVBJX1JYX1dSQVBQRVI4MF9DU0kyQl9DU1JfQ1NJX1JT VF9NT0RFX1NISUZUIDE2Cj4+ICsjZGVmaW5lIE1JUElfUlhfV1JBUFBFUjgwX0NTSTJCX0NTUl9D U0lfUlNUX01PREVfTUFTSyAoMHgzIDw8IDE2KQo+PiArI2RlZmluZSBNSVBJX1JYX1dSQVBQRVI4 MF9DU0kyQl9DU1JfU1dfUlNUX1NISUZUIDI0Cj4+ICsjZGVmaW5lIE1JUElfUlhfV1JBUFBFUjgw X0NTSTJCX0NTUl9TV19SU1RfTUFTSyAoMHhmIDw8IDI0KQo+PiArI2RlZmluZSBNSVBJX1JYX1dS QVBQRVI4NF9DU0kyQiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHg1MDg0Cj4+ICsj ZGVmaW5lIE1JUElfUlhfV1JBUFBFUjg0X0NTSTJCX0NTSV9ERUJVR19PVVRfU0hJRlQgMAo+PiAr I2RlZmluZSBNSVBJX1JYX1dSQVBQRVI4NF9DU0kyQl9DU0lfREVCVUdfT1VUX01BU0sgKDB4ZmZm ZmZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9XUkFQUEVSODhfQ1NJMkIgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgIDB4NTA4OAo+PiArI2RlZmluZSBNSVBJX1JYX1dSQVBQRVI4 OF9DU0kyQl9DU1JfU1dfTU9ERV8wX1NISUZUIDAKPj4gKyNkZWZpbmUgTUlQSV9SWF9XUkFQUEVS ODhfQ1NJMkJfQ1NSX1NXX01PREVfMF9NQVNLICgweGZmZmZmZmZmIDw8IDApCj4+ICsjZGVmaW5l IE1JUElfUlhfV1JBUFBFUjhDX0NTSTJCICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAw eDUwOEMKPj4gKyNkZWZpbmUgTUlQSV9SWF9XUkFQUEVSOENfQ1NJMkJfQ1NSX1NXX01PREVfMV9T SElGVCAwCj4+ICsjZGVmaW5lIE1JUElfUlhfV1JBUFBFUjhDX0NTSTJCX0NTUl9TV19NT0RFXzFf TUFTSyAoMHhmZmZmZmZmZiA8PCAwKQo+PiArI2RlZmluZSBNSVBJX1JYX1dSQVBQRVI5MF9DU0ky QiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHg1MDkwCj4+ICsjZGVmaW5lIE1JUElf UlhfV1JBUFBFUjkwX0NTSTJCX0NTUl9TV19NT0RFXzJfU0hJRlQgMAo+PiArI2RlZmluZSBNSVBJ X1JYX1dSQVBQRVI5MF9DU0kyQl9DU1JfU1dfTU9ERV8yX01BU0sgKDB4ZmZmZmZmZmYgPDwgMCkK Pj4gKyNkZWZpbmUgTUlQSV9SWF9XUkFQUEVSOTRfQ1NJMkIgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgIDB4NTA5NAo+PiArI2RlZmluZSBNSVBJX1JYX1dSQVBQRVI5NF9DU0kyQl9DU1Jf U1dfVkFMVUVfMF9TSElGVCAwCj4+ICsjZGVmaW5lIE1JUElfUlhfV1JBUFBFUjk0X0NTSTJCX0NT Ul9TV19WQUxVRV8wX01BU0sgKDB4ZmZmZmZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9X UkFQUEVSOThfQ1NJMkIgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4NTA5OAo+PiAr I2RlZmluZSBNSVBJX1JYX1dSQVBQRVI5OF9DU0kyQl9DU1JfU1dfVkFMVUVfMV9TSElGVCAwCj4+ ICsjZGVmaW5lIE1JUElfUlhfV1JBUFBFUjk4X0NTSTJCX0NTUl9TV19WQUxVRV8xX01BU0sgKDB4 ZmZmZmZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9XUkFQUEVSOUNfQ1NJMkIgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgIDB4NTA5Qwo+PiArI2RlZmluZSBNSVBJX1JYX1dSQVBQ RVI5Q19DU0kyQl9DU1JfU1dfVkFMVUVfMl9TSElGVCAwCj4+ICsjZGVmaW5lIE1JUElfUlhfV1JB UFBFUjlDX0NTSTJCX0NTUl9TV19WQUxVRV8yX01BU0sgKDB4ZmZmZmZmZmYgPDwgMCkKPj4gKyNk ZWZpbmUgTUlQSV9SWF9BTkFBNF9DU0kyQiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgIDB4NTBBNAo+PiArI2RlZmluZSBNSVBJX1JYX0FOQUE0X0NTSTJCX1JHX0NTSTJCX0RQSFlf TDBfU1lOQ19JTklUX1NFTF9TSElGVCAwCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BQTRfQ1NJMkJf UkdfQ1NJMkJfRFBIWV9MMF9TWU5DX0lOSVRfU0VMX01BU0sgKDB4MSA8PCAwKQo+PiArI2RlZmlu ZSBNSVBJX1JYX0FOQUE0X0NTSTJCX1JHX0NTSTJCX0RQSFlfTDBfRk9SQ0VfSU5JVF9TSElGVCAx Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BQTRfQ1NJMkJfUkdfQ1NJMkJfRFBIWV9MMF9GT1JDRV9J TklUX01BU0sgKDB4MSA8PCAxKQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQUE0X0NTSTJCX1JHX0NT STJCX0RQSFlfTDFfU1lOQ19JTklUX1NFTF9TSElGVCAyCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5B QTRfQ1NJMkJfUkdfQ1NJMkJfRFBIWV9MMV9TWU5DX0lOSVRfU0VMX01BU0sgKDB4MSA8PCAyKQo+ PiArI2RlZmluZSBNSVBJX1JYX0FOQUE0X0NTSTJCX1JHX0NTSTJCX0RQSFlfTDFfRk9SQ0VfSU5J VF9TSElGVCAzCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BQTRfQ1NJMkJfUkdfQ1NJMkJfRFBIWV9M MV9GT1JDRV9JTklUX01BU0sgKDB4MSA8PCAzKQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQUE0X0NT STJCX1JHX0NTSTJCX0RQSFlfTDJfU1lOQ19JTklUX1NFTF9TSElGVCA0Cj4+ICsjZGVmaW5lIE1J UElfUlhfQU5BQTRfQ1NJMkJfUkdfQ1NJMkJfRFBIWV9MMl9TWU5DX0lOSVRfU0VMX01BU0sgKDB4 MSA8PCA0KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQUE0X0NTSTJCX1JHX0NTSTJCX0RQSFlfTDJf Rk9SQ0VfSU5JVF9TSElGVCA1Cj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BQTRfQ1NJMkJfUkdfQ1NJ MkJfRFBIWV9MMl9GT1JDRV9JTklUX01BU0sgKDB4MSA8PCA1KQo+PiArI2RlZmluZSBNSVBJX1JY X0FOQUE4X0NTSTJCICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHg1MEE4Cj4+ ICsjZGVmaW5lIE1JUElfUlhfQU5BQThfQ1NJMkJfUkdfQ1NJMkJfRFBIWV9MMF9CWVRFQ0tfSU5W RVJUX1NISUZUIDAKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkFBOF9DU0kyQl9SR19DU0kyQl9EUEhZ X0wwX0JZVEVDS19JTlZFUlRfTUFTSyAoMHgxIDw8IDApCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5B QThfQ1NJMkJfUkdfQ1NJMkJfRFBIWV9MMV9CWVRFQ0tfSU5WRVJUX1NISUZUIDEKPj4gKyNkZWZp bmUgTUlQSV9SWF9BTkFBOF9DU0kyQl9SR19DU0kyQl9EUEhZX0wxX0JZVEVDS19JTlZFUlRfTUFT SyAoMHgxIDw8IDEpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BQThfQ1NJMkJfUkdfQ1NJMkJfRFBI WV9MMl9CWVRFQ0tfSU5WRVJUX1NISUZUIDIKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkFBOF9DU0ky Ql9SR19DU0kyQl9EUEhZX0wyX0JZVEVDS19JTlZFUlRfTUFTSyAoMHgxIDw8IDIpCj4+ICsjZGVm aW5lIE1JUElfUlhfQU5BQThfQ1NJMkJfUkdfQ1NJMkJfRFBIWV9IU0RFVF9MRVZFTF9NT0RFX0VO X1NISUZUIDMKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkFBOF9DU0kyQl9SR19DU0kyQl9EUEhZX0hT REVUX0xFVkVMX01PREVfRU5fTUFTSyAoMHgxIDw8IDMpCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5B QThfQ1NJMkJfUkdfQ1NJMkJfT1NfQ0FMX1NFTF9TSElGVCA0Cj4+ICsjZGVmaW5lIE1JUElfUlhf QU5BQThfQ1NJMkJfUkdfQ1NJMkJfT1NfQ0FMX1NFTF9NQVNLICgweDcgPDwgNCkKPj4gKyNkZWZp bmUgTUlQSV9SWF9BTkFBOF9DU0kyQl9SR19DU0kyQl9EUEhZX0hTREVUX0RJR19CQUNLX0VOX1NI SUZUIDcKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkFBOF9DU0kyQl9SR19DU0kyQl9EUEhZX0hTREVU X0RJR19CQUNLX0VOX01BU0sgKDB4MSA8PCA3KQo+PiArI2RlZmluZSBNSVBJX1JYX0FOQUE4X0NT STJCX1JHX0NTSTJCX0RQSFlfREVMQVlDQUxfQ0tfU0VMX1NISUZUIDgKPj4gKyNkZWZpbmUgTUlQ SV9SWF9BTkFBOF9DU0kyQl9SR19DU0kyQl9EUEhZX0RFTEFZQ0FMX0NLX1NFTF9NQVNLICgweDcg PDwgOCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9BTkFBOF9DU0kyQl9SR19DU0kyQl9PU19DQUxfRElW X1NISUZUIDExCj4+ICsjZGVmaW5lIE1JUElfUlhfQU5BQThfQ1NJMkJfUkdfQ1NJMkJfT1NfQ0FM X0RJVl9NQVNLICgweDMgPDwgMTEpCj4+ICsjZGVmaW5lIFNFTklORl9UT1BfQ1RSTCAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDAwMDAKPj4gKyNkZWZpbmUgU0VOSU5G X1RPUF9DVFJMX1NFTklORjFfUENMS19TRUxfU0hJRlQgOAo+PiArI2RlZmluZSBTRU5JTkZfVE9Q X0NUUkxfU0VOSU5GMV9QQ0xLX1NFTF9NQVNLICAoMHgxIDw8IDgpCj4+ICsjZGVmaW5lIFNFTklO Rl9UT1BfQ1RSTF9TRU5JTkYyX1BDTEtfU0VMX1NISUZUIDkKPj4gKyNkZWZpbmUgU0VOSU5GX1RP UF9DVFJMX1NFTklORjJfUENMS19TRUxfTUFTSyAgKDB4MSA8PCA5KQo+PiArI2RlZmluZSBTRU5J TkZfVE9QX0NUUkxfU0VOSU5GMV9QQ0xLX0VOX1NISUZUICAxMAo+PiArI2RlZmluZSBTRU5JTkZf VE9QX0NUUkxfU0VOSU5GMV9QQ0xLX0VOX01BU0sgICAoMHgxIDw8IDEwKQo+PiArI2RlZmluZSBT RU5JTkZfVE9QX0NUUkxfU0VOSU5GMl9QQ0xLX0VOX1NISUZUICAxMQo+PiArI2RlZmluZSBTRU5J TkZfVE9QX0NUUkxfU0VOSU5GMl9QQ0xLX0VOX01BU0sgICAoMHgxIDw8IDExKQo+PiArI2RlZmlu ZSBTRU5JTkZfVE9QX0NUUkxfU0VOSU5GX1RPUF9OM0RfU1dfUlNUX1NISUZUIDE2Cj4+ICsjZGVm aW5lIFNFTklORl9UT1BfQ1RSTF9TRU5JTkZfVE9QX04zRF9TV19SU1RfTUFTSyAoMHgxIDw8IDE2 KQo+PiArI2RlZmluZSBTRU5JTkZfVE9QX0NUUkxfU0VOSU5GX1RPUF9EQkdfU0VMX1NISUZUIDI4 Cj4+ICsjZGVmaW5lIFNFTklORl9UT1BfQ1RSTF9TRU5JTkZfVE9QX0RCR19TRUxfTUFTSyAoMHg3 IDw8IDI4KQo+PiArI2RlZmluZSBTRU5JTkZfVE9QX0NNT0RFTF9QQVIgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgMHgwMDA0Cj4+ICsjZGVmaW5lIFNFTklORl9UT1BfQ01PREVMX1BB Ul9TRU5JTkYxX0VOX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GX1RPUF9DTU9ERUxfUEFSX1NF TklORjFfRU5fTUFTSyAgKDB4MSA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkZfVE9QX0NNT0RFTF9Q QVJfU0VOSU5GMl9FTl9TSElGVCAxCj4+ICsjZGVmaW5lIFNFTklORl9UT1BfQ01PREVMX1BBUl9T RU5JTkYyX0VOX01BU0sgICgweDEgPDwgMSkKPj4gKyNkZWZpbmUgU0VOSU5GX1RPUF9DTU9ERUxf UEFSX1NFTklORjNfRU5fU0hJRlQgMgo+PiArI2RlZmluZSBTRU5JTkZfVE9QX0NNT0RFTF9QQVJf U0VOSU5GM19FTl9NQVNLICAoMHgxIDw8IDIpCj4+ICsjZGVmaW5lIFNFTklORl9UT1BfQ01PREVM X1BBUl9TRU5JTkY0X0VOX1NISUZUIDMKPj4gKyNkZWZpbmUgU0VOSU5GX1RPUF9DTU9ERUxfUEFS X1NFTklORjRfRU5fTUFTSyAgKDB4MSA8PCAzKQo+PiArI2RlZmluZSBTRU5JTkZfVE9QX0NNT0RF TF9QQVJfU0VOSU5GMV9GT1JNQVRfU0hJRlQgNAo+PiArI2RlZmluZSBTRU5JTkZfVE9QX0NNT0RF TF9QQVJfU0VOSU5GMV9GT1JNQVRfTUFTSyAoMHhmIDw8IDQpCj4+ICsjZGVmaW5lIFNFTklORl9U T1BfQ01PREVMX1BBUl9TRU5JTkYyX0ZPUk1BVF9TSElGVCA4Cj4+ICsjZGVmaW5lIFNFTklORl9U T1BfQ01PREVMX1BBUl9TRU5JTkYyX0ZPUk1BVF9NQVNLICgweGYgPDwgOCkKPj4gKyNkZWZpbmUg U0VOSU5GX1RPUF9DTU9ERUxfUEFSX1NFTklORjNfRk9STUFUX1NISUZUIDEyCj4+ICsjZGVmaW5l IFNFTklORl9UT1BfQ01PREVMX1BBUl9TRU5JTkYzX0ZPUk1BVF9NQVNLICgweGYgPDwgMTIpCj4+ ICsjZGVmaW5lIFNFTklORl9UT1BfQ01PREVMX1BBUl9TRU5JTkY0X0ZPUk1BVF9TSElGVCAxNgo+ PiArI2RlZmluZSBTRU5JTkZfVE9QX0NNT0RFTF9QQVJfU0VOSU5GNF9GT1JNQVRfTUFTSyAoMHhm IDw8IDE2KQo+PiArI2RlZmluZSBTRU5JTkZfVE9QX01VWF9DVFJMICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgMHgwMDA4Cj4+ICsjZGVmaW5lIFNFTklORl9UT1BfTVVYX0NUUkxf U0VOSU5GMV9NVVhfU1JDX1NFTF9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORl9UT1BfTVVYX0NU UkxfU0VOSU5GMV9NVVhfU1JDX1NFTF9NQVNLICgweGYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5G X1RPUF9NVVhfQ1RSTF9TRU5JTkYyX01VWF9TUkNfU0VMX1NISUZUIDQKPj4gKyNkZWZpbmUgU0VO SU5GX1RPUF9NVVhfQ1RSTF9TRU5JTkYyX01VWF9TUkNfU0VMX01BU0sgKDB4ZiA8PCA0KQo+PiAr I2RlZmluZSBTRU5JTkZfVE9QX01VWF9DVFJMX1NFTklORjNfTVVYX1NSQ19TRUxfU0hJRlQgOAo+ PiArI2RlZmluZSBTRU5JTkZfVE9QX01VWF9DVFJMX1NFTklORjNfTVVYX1NSQ19TRUxfTUFTSyAo MHhmIDw8IDgpCj4+ICsjZGVmaW5lIFNFTklORl9UT1BfTVVYX0NUUkxfU0VOSU5GNF9NVVhfU1JD X1NFTF9TSElGVCAxMgo+PiArI2RlZmluZSBTRU5JTkZfVE9QX01VWF9DVFJMX1NFTklORjRfTVVY X1NSQ19TRUxfTUFTSyAoMHhmIDw8IDEyKQo+PiArI2RlZmluZSBTRU5JTkZfVE9QX01VWF9DVFJM X1NFTklORjVfTVVYX1NSQ19TRUxfU0hJRlQgMTYKPj4gKyNkZWZpbmUgU0VOSU5GX1RPUF9NVVhf Q1RSTF9TRU5JTkY1X01VWF9TUkNfU0VMX01BU0sgKDB4ZiA8PCAxNikKPj4gKyNkZWZpbmUgU0VO SU5GX1RPUF9NVVhfQ1RSTF9TRU5JTkY2X01VWF9TUkNfU0VMX1NISUZUIDIwCj4+ICsjZGVmaW5l IFNFTklORl9UT1BfTVVYX0NUUkxfU0VOSU5GNl9NVVhfU1JDX1NFTF9NQVNLICgweGYgPDwgMjAp Cj4+ICsjZGVmaW5lIFNFTklORl9UT1BfTVVYX0NUUkxfU0VOSU5GN19NVVhfU1JDX1NFTF9TSElG VCAyNAo+PiArI2RlZmluZSBTRU5JTkZfVE9QX01VWF9DVFJMX1NFTklORjdfTVVYX1NSQ19TRUxf TUFTSyAoMHhmIDw8IDI0KQo+PiArI2RlZmluZSBTRU5JTkZfVE9QX01VWF9DVFJMX1NFTklORjhf TVVYX1NSQ19TRUxfU0hJRlQgMjgKPj4gKyNkZWZpbmUgU0VOSU5GX1RPUF9NVVhfQ1RSTF9TRU5J TkY4X01VWF9TUkNfU0VMX01BU0sgKDB4ZiA8PCAyOCkKPj4gKyNkZWZpbmUgU0VOSU5GX1RPUF9D QU1fTVVYX0NUUkwgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MDAxMAo+PiArI2Rl ZmluZSBTRU5JTkZfVE9QX0NBTV9NVVhfQ1RSTF9TRU5JTkZfQ0FNMF9NVVhfU1JDX1NFTF9TSElG VCAwCj4+ICsjZGVmaW5lIFNFTklORl9UT1BfQ0FNX01VWF9DVFJMX1NFTklORl9DQU0wX01VWF9T UkNfU0VMX01BU0sgKDB4ZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkZfVE9QX0NBTV9NVVhfQ1RS TF9TRU5JTkZfQ0FNMV9NVVhfU1JDX1NFTF9TSElGVCA0Cj4+ICsjZGVmaW5lIFNFTklORl9UT1Bf Q0FNX01VWF9DVFJMX1NFTklORl9DQU0xX01VWF9TUkNfU0VMX01BU0sgKDB4ZiA8PCA0KQo+PiAr I2RlZmluZSBTRU5JTkZfVE9QX0NBTV9NVVhfQ1RSTF9TRU5JTkZfQ0FNMl9NVVhfU1JDX1NFTF9T SElGVCA4Cj4+ICsjZGVmaW5lIFNFTklORl9UT1BfQ0FNX01VWF9DVFJMX1NFTklORl9DQU0yX01V WF9TUkNfU0VMX01BU0sgKDB4ZiA8PCA4KQo+PiArI2RlZmluZSBTRU5JTkZfVE9QX0NBTV9NVVhf Q1RSTF9TRU5JTkZfQ0FNM19NVVhfU1JDX1NFTF9TSElGVCAxMgo+PiArI2RlZmluZSBTRU5JTkZf VE9QX0NBTV9NVVhfQ1RSTF9TRU5JTkZfQ0FNM19NVVhfU1JDX1NFTF9NQVNLICgweGYgPDwgMTIp Cj4+ICsjZGVmaW5lIFNFTklORl9UT1BfQ0FNX01VWF9DVFJMX1NFTklORl9DQU00X01VWF9TUkNf U0VMX1NISUZUIDE2Cj4+ICsjZGVmaW5lIFNFTklORl9UT1BfQ0FNX01VWF9DVFJMX1NFTklORl9D QU00X01VWF9TUkNfU0VMX01BU0sgKDB4ZiA8PCAxNikKPj4gKyNkZWZpbmUgU0VOSU5GX1RPUF9D QU1fTVVYX0NUUkxfU0VOSU5GX0NBTTVfTVVYX1NSQ19TRUxfU0hJRlQgMjAKPj4gKyNkZWZpbmUg U0VOSU5GX1RPUF9DQU1fTVVYX0NUUkxfU0VOSU5GX0NBTTVfTVVYX1NSQ19TRUxfTUFTSyAoMHhm IDw8IDIwKQo+PiArI2RlZmluZSBTRU5JTkZfVE9QX0NBTV9NVVhfQ1RSTF9TRU5JTkZfQ0FNNl9N VVhfU1JDX1NFTF9TSElGVCAyNAo+PiArI2RlZmluZSBTRU5JTkZfVE9QX0NBTV9NVVhfQ1RSTF9T RU5JTkZfQ0FNNl9NVVhfU1JDX1NFTF9NQVNLICgweGYgPDwgMjQpCj4+ICsjZGVmaW5lIFNFTklO Rl9UT1BfQ0FNX01VWF9DVFJMX1NFTklORl9DQU03X01VWF9TUkNfU0VMX1NISUZUIDI4Cj4+ICsj ZGVmaW5lIFNFTklORl9UT1BfQ0FNX01VWF9DVFJMX1NFTklORl9DQU03X01VWF9TUkNfU0VMX01B U0sgKDB4ZiA8PCAyOCkKPj4gKyNkZWZpbmUgU0VOSU5GX1RPUF9OM0RfQV9DVEwgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgIDB4MDAxNAo+PiArI2RlZmluZSBTRU5JTkZfVE9QX04z RF9BX0NUTF9TRU5JTkZfTjNEX1MxX1NFTl9QQ0xLX1NSQ19TRUxfQV9TSElGVCAwCj4+ICsjZGVm aW5lIFNFTklORl9UT1BfTjNEX0FfQ1RMX1NFTklORl9OM0RfUzFfU0VOX1BDTEtfU1JDX1NFTF9B X01BU0sgKDB4NyA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkZfVE9QX04zRF9BX0NUTF9TRU5JTkZf TjNEX1MxX1NFTl9WU1lOQ19TUkNfU0VMX0FfU0hJRlQgNAo+PiArI2RlZmluZSBTRU5JTkZfVE9Q X04zRF9BX0NUTF9TRU5JTkZfTjNEX1MxX1NFTl9WU1lOQ19TUkNfU0VMX0FfTUFTSyAoMHg3IDw8 IDQpCj4+ICsjZGVmaW5lIFNFTklORl9UT1BfTjNEX0FfQ1RMX1NFTklORl9OM0RfUzJfU0VOX1BD TEtfU1JDX1NFTF9BX1NISUZUIDgKPj4gKyNkZWZpbmUgU0VOSU5GX1RPUF9OM0RfQV9DVExfU0VO SU5GX04zRF9TMl9TRU5fUENMS19TUkNfU0VMX0FfTUFTSyAoMHg3IDw8IDgpCj4+ICsjZGVmaW5l IFNFTklORl9UT1BfTjNEX0FfQ1RMX1NFTklORl9OM0RfUzJfU0VOX1ZTWU5DX1NSQ19TRUxfQV9T SElGVCAxMgo+PiArI2RlZmluZSBTRU5JTkZfVE9QX04zRF9BX0NUTF9TRU5JTkZfTjNEX1MyX1NF Tl9WU1lOQ19TUkNfU0VMX0FfTUFTSyAoMHg3IDw8IDEyKQo+PiArI2RlZmluZSBTRU5JTkZfVE9Q X04zRF9CX0NUTCAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgwMDE4Cj4+ICsj ZGVmaW5lIFNFTklORl9UT1BfTjNEX0JfQ1RMX1NFTklORl9OM0RfUzFfU0VOX1BDTEtfU1JDX1NF TF9CX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GX1RPUF9OM0RfQl9DVExfU0VOSU5GX04zRF9T MV9TRU5fUENMS19TUkNfU0VMX0JfTUFTSyAoMHg3IDw8IDApCj4+ICsjZGVmaW5lIFNFTklORl9U T1BfTjNEX0JfQ1RMX1NFTklORl9OM0RfUzFfU0VOX1ZTWU5DX1NSQ19TRUxfQl9TSElGVCA0Cj4+ ICsjZGVmaW5lIFNFTklORl9UT1BfTjNEX0JfQ1RMX1NFTklORl9OM0RfUzFfU0VOX1ZTWU5DX1NS Q19TRUxfQl9NQVNLICgweDcgPDwgNCkKPj4gKyNkZWZpbmUgU0VOSU5GX1RPUF9OM0RfQl9DVExf U0VOSU5GX04zRF9TMl9TRU5fUENMS19TUkNfU0VMX0JfU0hJRlQgOAo+PiArI2RlZmluZSBTRU5J TkZfVE9QX04zRF9CX0NUTF9TRU5JTkZfTjNEX1MyX1NFTl9QQ0xLX1NSQ19TRUxfQl9NQVNLICgw eDcgPDwgOCkKPj4gKyNkZWZpbmUgU0VOSU5GX1RPUF9OM0RfQl9DVExfU0VOSU5GX04zRF9TMl9T RU5fVlNZTkNfU1JDX1NFTF9CX1NISUZUIDEyCj4+ICsjZGVmaW5lIFNFTklORl9UT1BfTjNEX0Jf Q1RMX1NFTklORl9OM0RfUzJfU0VOX1ZTWU5DX1NSQ19TRUxfQl9NQVNLICgweDcgPDwgMTIpCj4+ ICsjZGVmaW5lIFNFTklORl9UT1BfUEhZX1NFTklORl9DVExfQ1NJMCAgICAgICAgICAgICAgICAg ICAgICAgICAweDAwMUMKPj4gKyNkZWZpbmUgU0VOSU5GX1RPUF9QSFlfU0VOSU5GX0NUTF9DU0kw X0RQSFlfTU9ERV9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORl9UT1BfUEhZX1NFTklORl9DVExf Q1NJMF9EUEhZX01PREVfTUFTSyAoMHgxIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORl9UT1BfUEhZ X1NFTklORl9DVExfQ1NJMF9DUEhZX01PREVfU0hJRlQgNAo+PiArI2RlZmluZSBTRU5JTkZfVE9Q X1BIWV9TRU5JTkZfQ1RMX0NTSTBfQ1BIWV9NT0RFX01BU0sgKDB4MyA8PCA0KQo+PiArI2RlZmlu ZSBTRU5JTkZfVE9QX1BIWV9TRU5JTkZfQ1RMX0NTSTBfQ0tfU0VMXzFfU0hJRlQgOAo+PiArI2Rl ZmluZSBTRU5JTkZfVE9QX1BIWV9TRU5JTkZfQ1RMX0NTSTBfQ0tfU0VMXzFfTUFTSyAoMHg3IDw8 IDgpCj4+ICsjZGVmaW5lIFNFTklORl9UT1BfUEhZX1NFTklORl9DVExfQ1NJMF9DS19TRUxfMl9T SElGVCAxMgo+PiArI2RlZmluZSBTRU5JTkZfVE9QX1BIWV9TRU5JTkZfQ1RMX0NTSTBfQ0tfU0VM XzJfTUFTSyAoMHgzIDw8IDEyKQo+PiArI2RlZmluZSBTRU5JTkZfVE9QX1BIWV9TRU5JTkZfQ1RM X0NTSTBfUEhZX1NFTklORl9MQU5FX01VWF9DU0kwX0VOX1NISUZUIDMxCj4+ICsjZGVmaW5lIFNF TklORl9UT1BfUEhZX1NFTklORl9DVExfQ1NJMF9QSFlfU0VOSU5GX0xBTkVfTVVYX0NTSTBfRU5f TUFTSyBcCj4+ICsoMHgxIDw8IDMxKQo+PiArI2RlZmluZSBTRU5JTkZfVE9QX1BIWV9TRU5JTkZf Q1RMX0NTSTEgICAgICAgICAgICAgICAgICAgICAgICAgMHgwMDIwCj4+ICsjZGVmaW5lIFNFTklO Rl9UT1BfUEhZX1NFTklORl9DVExfQ1NJMV9EUEhZX01PREVfU0hJRlQgMAo+PiArI2RlZmluZSBT RU5JTkZfVE9QX1BIWV9TRU5JTkZfQ1RMX0NTSTFfRFBIWV9NT0RFX01BU0sgKDB4MSA8PCAwKQo+ PiArI2RlZmluZSBTRU5JTkZfVE9QX1BIWV9TRU5JTkZfQ1RMX0NTSTFfQ1BIWV9NT0RFX1NISUZU IDQKPj4gKyNkZWZpbmUgU0VOSU5GX1RPUF9QSFlfU0VOSU5GX0NUTF9DU0kxX0NQSFlfTU9ERV9N QVNLICgweDMgPDwgNCkKPj4gKyNkZWZpbmUgU0VOSU5GX1RPUF9QSFlfU0VOSU5GX0NUTF9DU0kx X0NLX1NFTF8xX1NISUZUIDgKPj4gKyNkZWZpbmUgU0VOSU5GX1RPUF9QSFlfU0VOSU5GX0NUTF9D U0kxX0NLX1NFTF8xX01BU0sgKDB4NyA8PCA4KQo+PiArI2RlZmluZSBTRU5JTkZfVE9QX1BIWV9T RU5JTkZfQ1RMX0NTSTFfQ0tfU0VMXzJfU0hJRlQgMTIKPj4gKyNkZWZpbmUgU0VOSU5GX1RPUF9Q SFlfU0VOSU5GX0NUTF9DU0kxX0NLX1NFTF8yX01BU0sgKDB4MyA8PCAxMikKPj4gKyNkZWZpbmUg U0VOSU5GX1RPUF9QSFlfU0VOSU5GX0NUTF9DU0kxX1BIWV9TRU5JTkZfTEFORV9NVVhfQ1NJMV9F Tl9TSElGVCAzMQo+PiArI2RlZmluZSBTRU5JTkZfVE9QX1BIWV9TRU5JTkZfQ1RMX0NTSTFfUEhZ X1NFTklORl9MQU5FX01VWF9DU0kxX0VOX01BU0sgXAo+PiArKDB4MSA8PCAzMSkKPj4gKyNkZWZp bmUgU0VOSU5GX1RPUF9QSFlfU0VOSU5GX0NUTF9DU0kyICAgICAgICAgICAgICAgICAgICAgICAg IDB4MDAyNAo+PiArI2RlZmluZSBTRU5JTkZfVE9QX1BIWV9TRU5JTkZfQ1RMX0NTSTJfRFBIWV9N T0RFX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GX1RPUF9QSFlfU0VOSU5GX0NUTF9DU0kyX0RQ SFlfTU9ERV9NQVNLICgweDEgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GX1RPUF9QSFlfU0VOSU5G X0NUTF9DU0kyX0NQSFlfTU9ERV9TSElGVCA0Cj4+ICsjZGVmaW5lIFNFTklORl9UT1BfUEhZX1NF TklORl9DVExfQ1NJMl9DUEhZX01PREVfTUFTSyAoMHgzIDw8IDQpCj4+ICsjZGVmaW5lIFNFTklO Rl9UT1BfUEhZX1NFTklORl9DVExfQ1NJMl9DS19TRUxfMV9TSElGVCA4Cj4+ICsjZGVmaW5lIFNF TklORl9UT1BfUEhZX1NFTklORl9DVExfQ1NJMl9DS19TRUxfMV9NQVNLICgweDcgPDwgOCkKPj4g KyNkZWZpbmUgU0VOSU5GX1RPUF9QSFlfU0VOSU5GX0NUTF9DU0kyX0NLX1NFTF8yX1NISUZUIDEy Cj4+ICsjZGVmaW5lIFNFTklORl9UT1BfUEhZX1NFTklORl9DVExfQ1NJMl9DS19TRUxfMl9NQVNL ICgweDMgPDwgMTIpCj4+ICsjZGVmaW5lIFNFTklORl9UT1BfUEhZX1NFTklORl9DVExfQ1NJMl9Q SFlfU0VOSU5GX0xBTkVfTVVYX0NTSTJfRU5fU0hJRlQgMzEKPj4gKyNkZWZpbmUgU0VOSU5GX1RP UF9QSFlfU0VOSU5GX0NUTF9DU0kyX1BIWV9TRU5JTkZfTEFORV9NVVhfQ1NJMl9FTl9NQVNLIFwK Pj4gKygweDEgPDwgMzEpCj4+ICsjZGVmaW5lIFNFTklORl9OM0RfQV9DVEwgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAweDAxMDAKPj4gKyNkZWZpbmUgU0VOSU5GX04zRF9B X0NUTF9NT0RFX1NISUZUICAgICAgICAgICAgMAo+PiArI2RlZmluZSBTRU5JTkZfTjNEX0FfQ1RM X01PREVfTUFTSyAgICAgICAgICAgICAoMHgzIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORl9OM0Rf QV9DVExfSTJDMV9FTl9TSElGVCAgICAgICAgIDIKPj4gKyNkZWZpbmUgU0VOSU5GX04zRF9BX0NU TF9JMkMxX0VOX01BU0sgICAgICAgICAgKDB4MSA8PCAyKQo+PiArI2RlZmluZSBTRU5JTkZfTjNE X0FfQ1RMX0kyQzJfRU5fU0hJRlQgICAgICAgICAzCj4+ICsjZGVmaW5lIFNFTklORl9OM0RfQV9D VExfSTJDMl9FTl9NQVNLICAgICAgICAgICgweDEgPDwgMykKPj4gKyNkZWZpbmUgU0VOSU5GX04z RF9BX0NUTF9JMkMxX0lOVF9FTl9TSElGVCAgICAgNAo+PiArI2RlZmluZSBTRU5JTkZfTjNEX0Ff Q1RMX0kyQzFfSU5UX0VOX01BU0sgICAgICAoMHgxIDw8IDQpCj4+ICsjZGVmaW5lIFNFTklORl9O M0RfQV9DVExfSTJDMl9JTlRfRU5fU0hJRlQgICAgIDUKPj4gKyNkZWZpbmUgU0VOSU5GX04zRF9B X0NUTF9JMkMyX0lOVF9FTl9NQVNLICAgICAgKDB4MSA8PCA1KQo+PiArI2RlZmluZSBTRU5JTkZf TjNEX0FfQ1RMX04zRF9FTl9TSElGVCAgICAgICAgICA2Cj4+ICsjZGVmaW5lIFNFTklORl9OM0Rf QV9DVExfTjNEX0VOX01BU0sgICAgICAgICAgICgweDEgPDwgNikKPj4gKyNkZWZpbmUgU0VOSU5G X04zRF9BX0NUTF9XMUNMUl9TSElGVCAgICAgICAgICAgNwo+PiArI2RlZmluZSBTRU5JTkZfTjNE X0FfQ1RMX1cxQ0xSX01BU0sgICAgICAgICAgICAoMHgxIDw8IDcpCj4+ICsjZGVmaW5lIFNFTklO Rl9OM0RfQV9DVExfRElGRl9FTl9TSElGVCAgICAgICAgIDgKPj4gKyNkZWZpbmUgU0VOSU5GX04z RF9BX0NUTF9ESUZGX0VOX01BU0sgICAgICAgICAgKDB4MSA8PCA4KQo+PiArI2RlZmluZSBTRU5J TkZfTjNEX0FfQ1RMX0REQkdfU0VMX1NISUZUICAgICAgICA5Cj4+ICsjZGVmaW5lIFNFTklORl9O M0RfQV9DVExfRERCR19TRUxfTUFTSyAgICAgICAgICgweDcgPDwgOSkKPj4gKyNkZWZpbmUgU0VO SU5GX04zRF9BX0NUTF9NT0RFMV9EQkdfU0hJRlQgICAgICAgMTIKPj4gKyNkZWZpbmUgU0VOSU5G X04zRF9BX0NUTF9NT0RFMV9EQkdfTUFTSyAgICAgICAgKDB4MSA8PCAxMikKPj4gKyNkZWZpbmUg U0VOSU5GX04zRF9BX0NUTF9TRU4xX1RJTV9FTl9TSElGVCAgICAgMTYKPj4gKyNkZWZpbmUgU0VO SU5GX04zRF9BX0NUTF9TRU4xX1RJTV9FTl9NQVNLICAgICAgKDB4MSA8PCAxNikKPj4gKyNkZWZp bmUgU0VOSU5GX04zRF9BX0NUTF9TRU4yX1RJTV9FTl9TSElGVCAgICAgMTcKPj4gKyNkZWZpbmUg U0VOSU5GX04zRF9BX0NUTF9TRU4yX1RJTV9FTl9NQVNLICAgICAgKDB4MSA8PCAxNykKPj4gKyNk ZWZpbmUgU0VOSU5GX04zRF9BX0NUTF9TRU4xX09WX1ZTX0lOVF9FTl9TSElGVCAxOAo+PiArI2Rl ZmluZSBTRU5JTkZfTjNEX0FfQ1RMX1NFTjFfT1ZfVlNfSU5UX0VOX01BU0sgKDB4MSA8PCAxOCkK Pj4gKyNkZWZpbmUgU0VOSU5GX04zRF9BX0NUTF9TRU4yX09WX1ZTX0lOVF9FTl9TSElGVCAxOQo+ PiArI2RlZmluZSBTRU5JTkZfTjNEX0FfQ1RMX1NFTjJfT1ZfVlNfSU5UX0VOX01BU0sgKDB4MSA8 PCAxOSkKPj4gKyNkZWZpbmUgU0VOSU5GX04zRF9BX0NUTF9IV19TWU5DX01PREVfU0hJRlQgICAg MjAKPj4gKyNkZWZpbmUgU0VOSU5GX04zRF9BX0NUTF9IV19TWU5DX01PREVfTUFTSyAgICAgKDB4 MSA8PCAyMCkKPj4gKyNkZWZpbmUgU0VOSU5GX04zRF9BX0NUTF9WQUxJRF9UR19FTl9TSElGVCAg ICAgMjEKPj4gKyNkZWZpbmUgU0VOSU5GX04zRF9BX0NUTF9WQUxJRF9UR19FTl9NQVNLICAgICAg KDB4MSA8PCAyMSkKPj4gKyNkZWZpbmUgU0VOSU5GX04zRF9BX0NUTF9TWU5DX1BJTl9BX0VOX1NI SUZUICAgMjIKPj4gKyNkZWZpbmUgU0VOSU5GX04zRF9BX0NUTF9TWU5DX1BJTl9BX0VOX01BU0sg ICAgKDB4MSA8PCAyMikKPj4gKyNkZWZpbmUgU0VOSU5GX04zRF9BX0NUTF9TWU5DX1BJTl9BX1BP TEFSSVRZX1NISUZUIDIzCj4+ICsjZGVmaW5lIFNFTklORl9OM0RfQV9DVExfU1lOQ19QSU5fQV9Q T0xBUklUWV9NQVNLICgweDEgPDwgMjMpCj4+ICsjZGVmaW5lIFNFTklORl9OM0RfQV9DVExfU1lO Q19QSU5fQl9FTl9TSElGVCAgIDI0Cj4+ICsjZGVmaW5lIFNFTklORl9OM0RfQV9DVExfU1lOQ19Q SU5fQl9FTl9NQVNLICAgICgweDEgPDwgMjQpCj4+ICsjZGVmaW5lIFNFTklORl9OM0RfQV9DVExf U1lOQ19QSU5fQl9QT0xBUklUWV9TSElGVCAyNQo+PiArI2RlZmluZSBTRU5JTkZfTjNEX0FfQ1RM X1NZTkNfUElOX0JfUE9MQVJJVFlfTUFTSyAoMHgxIDw8IDI1KQo+PiArI2RlZmluZSBTRU5JTkZf TjNEX0FfUE9TICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgwMTA0Cj4+ ICsjZGVmaW5lIFNFTklORl9OM0RfQV9QT1NfTjNEX1BPU19TSElGVCAgICAgICAgIDAKPj4gKyNk ZWZpbmUgU0VOSU5GX04zRF9BX1BPU19OM0RfUE9TX01BU0sgICAgICAgICAgKDB4ZmZmZmZmZmYg PDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GX04zRF9BX1RSSUcgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgIDB4MDEwOAo+PiArI2RlZmluZSBTRU5JTkZfTjNEX0FfVFJJR19JMkNB X1RSSUdfU0hJRlQgICAgICAwCj4+ICsjZGVmaW5lIFNFTklORl9OM0RfQV9UUklHX0kyQ0FfVFJJ R19NQVNLICAgICAgICgweDEgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GX04zRF9BX1RSSUdfSTJD Ql9UUklHX1NISUZUICAgICAgMQo+PiArI2RlZmluZSBTRU5JTkZfTjNEX0FfVFJJR19JMkNCX1RS SUdfTUFTSyAgICAgICAoMHgxIDw8IDEpCj4+ICsjZGVmaW5lIFNFTklORl9OM0RfQV9JTlQgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDAxMEMKPj4gKyNkZWZpbmUgU0VO SU5GX04zRF9BX0lOVF9JMkMxX0lOVF9TSElGVCAgICAgICAgMAo+PiArI2RlZmluZSBTRU5JTkZf TjNEX0FfSU5UX0kyQzFfSU5UX01BU0sgICAgICAgICAoMHgxIDw8IDApCj4+ICsjZGVmaW5lIFNF TklORl9OM0RfQV9JTlRfSTJDMl9JTlRfU0hJRlQgICAgICAgIDEKPj4gKyNkZWZpbmUgU0VOSU5G X04zRF9BX0lOVF9JMkMyX0lOVF9NQVNLICAgICAgICAgKDB4MSA8PCAxKQo+PiArI2RlZmluZSBT RU5JTkZfTjNEX0FfSU5UX0RJRkZfSU5UX1NISUZUICAgICAgICAyCj4+ICsjZGVmaW5lIFNFTklO Rl9OM0RfQV9JTlRfRElGRl9JTlRfTUFTSyAgICAgICAgICgweDEgPDwgMikKPj4gKyNkZWZpbmUg U0VOSU5GX04zRF9BX0lOVF9TRU4xX09WX1ZTX0lOVF9TSElGVCAgNAo+PiArI2RlZmluZSBTRU5J TkZfTjNEX0FfSU5UX1NFTjFfT1ZfVlNfSU5UX01BU0sgICAoMHgxIDw8IDQpCj4+ICsjZGVmaW5l IFNFTklORl9OM0RfQV9JTlRfU0VOMl9PVl9WU19JTlRfU0hJRlQgIDUKPj4gKyNkZWZpbmUgU0VO SU5GX04zRF9BX0lOVF9TRU4yX09WX1ZTX0lOVF9NQVNLICAgKDB4MSA8PCA1KQo+PiArI2RlZmlu ZSBTRU5JTkZfTjNEX0FfQ05UMCAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg MHgwMTEwCj4+ICsjZGVmaW5lIFNFTklORl9OM0RfQV9DTlQwX04zRF9DTlQwX1NISUZUICAgICAg IDAKPj4gKyNkZWZpbmUgU0VOSU5GX04zRF9BX0NOVDBfTjNEX0NOVDBfTUFTSyAgICAgICAgKDB4 ZmZmZmZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GX04zRF9BX0NOVDEgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgIDB4MDExNAo+PiArI2RlZmluZSBTRU5JTkZfTjNEX0Ff Q05UMV9OM0RfQ05UMV9TSElGVCAgICAgICAwCj4+ICsjZGVmaW5lIFNFTklORl9OM0RfQV9DTlQx X04zRF9DTlQxX01BU0sgICAgICAgICgweGZmZmZmZmZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklO Rl9OM0RfQV9EQkcgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDAxMTgK Pj4gKyNkZWZpbmUgU0VOSU5GX04zRF9BX0RCR19OM0RfREJHX1NISUZUICAgICAgICAgMAo+PiAr I2RlZmluZSBTRU5JTkZfTjNEX0FfREJHX04zRF9EQkdfTUFTSyAgICAgICAgICAoMHhmZmZmZmZm ZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkZfTjNEX0FfRElGRl9USFIgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgMHgwMTFDCj4+ICsjZGVmaW5lIFNFTklORl9OM0RfQV9ESUZGX1RI Ul9OM0RfRElGRl9USFJfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkZfTjNEX0FfRElGRl9USFJf TjNEX0RJRkZfVEhSX01BU0sgKDB4ZmZmZmZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GX04z RF9BX0RJRkZfQ05UICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MDEyMAo+PiAr I2RlZmluZSBTRU5JTkZfTjNEX0FfRElGRl9DTlRfTjNEX0RJRkZfQ05UX1NISUZUIDAKPj4gKyNk ZWZpbmUgU0VOSU5GX04zRF9BX0RJRkZfQ05UX04zRF9ESUZGX0NOVF9NQVNLICgweGZmZmZmZmZm IDw8IDApCj4+ICsjZGVmaW5lIFNFTklORl9OM0RfQV9EQkdfMSAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAweDAxMjQKPj4gKyNkZWZpbmUgU0VOSU5GX04zRF9BX0RCR18xX04z RF9EQkdfMV9TSElGVCAgICAgMAo+PiArI2RlZmluZSBTRU5JTkZfTjNEX0FfREJHXzFfTjNEX0RC R18xX01BU0sgICAgICAoMHhmZmZmZmZmZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkZfTjNEX0Ff VkFMSURfVEdfQ05UICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgwMTI4Cj4+ICsjZGVm aW5lIFNFTklORl9OM0RfQV9WQUxJRF9UR19DTlRfTjNEX1ZBTElEX1RHX0NOVF9TSElGVCAwCj4+ ICsjZGVmaW5lIFNFTklORl9OM0RfQV9WQUxJRF9UR19DTlRfTjNEX1ZBTElEX1RHX0NOVF9NQVNL ICgweGZmZmZmZmZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORl9OM0RfQV9TWU5DX0FfUEVSSU9E ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDAxMkMKPj4gKyNkZWZpbmUgU0VOSU5GX04z RF9BX1NZTkNfQV9QRVJJT0RfTjNEX1NZTkNfQV9QRVJJT0RfU0hJRlQgMAo+PiArI2RlZmluZSBT RU5JTkZfTjNEX0FfU1lOQ19BX1BFUklPRF9OM0RfU1lOQ19BX1BFUklPRF9NQVNLICgweGZmZmZm ZmZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORl9OM0RfQV9TWU5DX0JfUEVSSU9EICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAweDAxMzAKPj4gKyNkZWZpbmUgU0VOSU5GX04zRF9BX1NZTkNf Ql9QRVJJT0RfTjNEX1NZTkNfQl9QRVJJT0RfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkZfTjNE X0FfU1lOQ19CX1BFUklPRF9OM0RfU1lOQ19CX1BFUklPRF9NQVNLICgweGZmZmZmZmZmIDw8IDAp Cj4+ICsjZGVmaW5lIFNFTklORl9OM0RfQV9TWU5DX0FfUFVMU0VfTEVOICAgICAgICAgICAgICAg ICAgICAgICAgICAweDAxMzQKPj4gKyNkZWZpbmUgU0VOSU5GX04zRF9BX1NZTkNfQV9QVUxTRV9M RU5fTjNEX1NZTkNfQV9QVUxTRV9MRU5fU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkZfTjNEX0Ff U1lOQ19BX1BVTFNFX0xFTl9OM0RfU1lOQ19BX1BVTFNFX0xFTl9NQVNLIFwKPj4gKygweGZmZmZm ZmZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORl9OM0RfQV9TWU5DX0JfUFVMU0VfTEVOICAgICAg ICAgICAgICAgICAgICAgICAgICAweDAxMzgKPj4gKyNkZWZpbmUgU0VOSU5GX04zRF9BX1NZTkNf Ql9QVUxTRV9MRU5fTjNEX1NZTkNfQl9QVUxTRV9MRU5fU0hJRlQgMAo+PiArI2RlZmluZSBTRU5J TkZfTjNEX0FfU1lOQ19CX1BVTFNFX0xFTl9OM0RfU1lOQ19CX1BVTFNFX0xFTl9NQVNLIFwKPj4g KygweGZmZmZmZmZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORl9OM0RfQV9TVUJfQ05UICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDAxM0MKPj4gKyNkZWZpbmUgU0VOSU5GX04z RF9BX1NVQl9DTlRfVlMxX1NVQl9DTlRfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkZfTjNEX0Ff U1VCX0NOVF9WUzFfU1VCX0NOVF9NQVNLICAoMHgzZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkZf TjNEX0FfU1VCX0NOVF9WUzFfU1VCX0NOVF9FTl9TSElGVCA2Cj4+ICsjZGVmaW5lIFNFTklORl9O M0RfQV9TVUJfQ05UX1ZTMV9TVUJfQ05UX0VOX01BU0sgKDB4MSA8PCA2KQo+PiArI2RlZmluZSBT RU5JTkZfTjNEX0FfU1VCX0NOVF9TWU5DX1BJTl9BX1JFU0VUX1NFTF9TSElGVCA3Cj4+ICsjZGVm aW5lIFNFTklORl9OM0RfQV9TVUJfQ05UX1NZTkNfUElOX0FfUkVTRVRfU0VMX01BU0sgKDB4MSA8 PCA3KQo+PiArI2RlZmluZSBTRU5JTkZfTjNEX0FfU1VCX0NOVF9TWU5DX1BJTl9CX1JFU0VUX1NF TF9TSElGVCA4Cj4+ICsjZGVmaW5lIFNFTklORl9OM0RfQV9TVUJfQ05UX1NZTkNfUElOX0JfUkVT RVRfU0VMX01BU0sgKDB4MSA8PCA4KQo+PiArI2RlZmluZSBTRU5JTkZfTjNEX0FfU1VCX0NOVF9T WU5DX1BJTl9BX1JFU0VUX1NFTF9FTl9TSElGVCA5Cj4+ICsjZGVmaW5lIFNFTklORl9OM0RfQV9T VUJfQ05UX1NZTkNfUElOX0FfUkVTRVRfU0VMX0VOX01BU0sgKDB4MSA8PCA5KQo+PiArI2RlZmlu ZSBTRU5JTkZfTjNEX0FfU1VCX0NOVF9TWU5DX1BJTl9CX1JFU0VUX1NFTF9FTl9TSElGVCAxMAo+ PiArI2RlZmluZSBTRU5JTkZfTjNEX0FfU1VCX0NOVF9TWU5DX1BJTl9CX1JFU0VUX1NFTF9FTl9N QVNLICgweDEgPDwgMTApCj4+ICsjZGVmaW5lIFNFTklORl9OM0RfQV9TVUJfQ05UX1ZTMl9TVUJf Q05UX1NISUZUIDE2Cj4+ICsjZGVmaW5lIFNFTklORl9OM0RfQV9TVUJfQ05UX1ZTMl9TVUJfQ05U X01BU0sgICgweDNmIDw8IDE2KQo+PiArI2RlZmluZSBTRU5JTkZfTjNEX0FfU1VCX0NOVF9WUzJf U1VCX0NOVF9FTl9TSElGVCAyMgo+PiArI2RlZmluZSBTRU5JTkZfTjNEX0FfU1VCX0NOVF9WUzJf U1VCX0NOVF9FTl9NQVNLICgweDEgPDwgMjIpCj4+ICsjZGVmaW5lIFNFTklORl9OM0RfQV9WU1lO Q19DTlQgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDAxNDAKPj4gKyNkZWZpbmUg U0VOSU5GX04zRF9BX1ZTWU5DX0NOVF9OM0RfVlNZTkNfMV9DTlRfU0hJRlQgMAo+PiArI2RlZmlu ZSBTRU5JTkZfTjNEX0FfVlNZTkNfQ05UX04zRF9WU1lOQ18xX0NOVF9NQVNLICgweGZmZmYgPDwg MCkKPj4gKyNkZWZpbmUgU0VOSU5GX04zRF9BX1ZTWU5DX0NOVF9OM0RfVlNZTkNfMl9DTlRfU0hJ RlQgMTYKPj4gKyNkZWZpbmUgU0VOSU5GX04zRF9BX1ZTWU5DX0NOVF9OM0RfVlNZTkNfMl9DTlRf TUFTSyAoMHhmZmZmIDw8IDE2KQo+PiArI2RlZmluZSBTRU5JTkYxX0NUUkwgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgwMjAwCj4+ICsjZGVmaW5lIFNFTklORjFf Q1RSTF9TRU5JTkZfRU5fU0hJRlQgICAgICAgICAgIDAKPj4gKyNkZWZpbmUgU0VOSU5GMV9DVFJM X1NFTklORl9FTl9NQVNLICAgICAgICAgICAgKDB4MSA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkYx X0NUUkxfTkNTSTJfU1dfUlNUX1NISUZUICAgICAgICAxCj4+ICsjZGVmaW5lIFNFTklORjFfQ1RS TF9OQ1NJMl9TV19SU1RfTUFTSyAgICAgICAgICgweDEgPDwgMSkKPj4gKyNkZWZpbmUgU0VOSU5G MV9DVFJMX09DU0kyX1NXX1JTVF9TSElGVCAgICAgICAgMgo+PiArI2RlZmluZSBTRU5JTkYxX0NU UkxfT0NTSTJfU1dfUlNUX01BU0sgICAgICAgICAoMHgxIDw8IDIpCj4+ICsjZGVmaW5lIFNFTklO RjFfQ1RSTF9DQ0lSX1NXX1JTVF9TSElGVCAgICAgICAgIDMKPj4gKyNkZWZpbmUgU0VOSU5GMV9D VFJMX0NDSVJfU1dfUlNUX01BU0sgICAgICAgICAgKDB4MSA8PCAzKQo+PiArI2RlZmluZSBTRU5J TkYxX0NUUkxfQ0tHRU5fU1dfUlNUX1NISUZUICAgICAgICA0Cj4+ICsjZGVmaW5lIFNFTklORjFf Q1RSTF9DS0dFTl9TV19SU1RfTUFTSyAgICAgICAgICgweDEgPDwgNCkKPj4gKyNkZWZpbmUgU0VO SU5GMV9DVFJMX1RFU1RfTU9ERUxfU1dfUlNUX1NISUZUICAgNQo+PiArI2RlZmluZSBTRU5JTkYx X0NUUkxfVEVTVF9NT0RFTF9TV19SU1RfTUFTSyAgICAoMHgxIDw8IDUpCj4+ICsjZGVmaW5lIFNF TklORjFfQ1RSTF9TQ0FNX1NXX1JTVF9TSElGVCAgICAgICAgIDYKPj4gKyNkZWZpbmUgU0VOSU5G MV9DVFJMX1NDQU1fU1dfUlNUX01BU0sgICAgICAgICAgKDB4MSA8PCA2KQo+PiArI2RlZmluZSBT RU5JTkYxX0NUUkxfQ1NJMl9TV19SU1RfU0hJRlQgICAgICAgICA3Cj4+ICsjZGVmaW5lIFNFTklO RjFfQ1RSTF9DU0kyX1NXX1JTVF9NQVNLICAgICAgICAgICgweDEgPDwgNykKPj4gKyNkZWZpbmUg U0VOSU5GMV9DVFJMX0NTSTNfU1dfUlNUX1NISUZUICAgICAgICAgOAo+PiArI2RlZmluZSBTRU5J TkYxX0NUUkxfQ1NJM19TV19SU1RfTUFTSyAgICAgICAgICAoMHgxIDw8IDgpCj4+ICsjZGVmaW5l IFNFTklORjFfQ1RSTF9TRU5JTkZfU1JDX1NFTF9TSElGVCAgICAgIDEyCj4+ICsjZGVmaW5lIFNF TklORjFfQ1RSTF9TRU5JTkZfU1JDX1NFTF9NQVNLICAgICAgICgweGYgPDwgMTIpCj4+ICsjZGVm aW5lIFNFTklORjFfQ1RSTF9TRU5JTkZfREVCVUdfU0VMX1NISUZUICAgIDIwCj4+ICsjZGVmaW5l IFNFTklORjFfQ1RSTF9TRU5JTkZfREVCVUdfU0VMX01BU0sgICAgICgweGYgPDwgMjApCj4+ICsj ZGVmaW5lIFNFTklORjFfQ1RSTF9QQUQyQ0FNX0RBVEFfU0VMX1NISUZUICAgIDI4Cj4+ICsjZGVm aW5lIFNFTklORjFfQ1RSTF9QQUQyQ0FNX0RBVEFfU0VMX01BU0sgICAgICgweDcgPDwgMjgpCj4+ ICsjZGVmaW5lIFNFTklORjFfQ1RSTF9FWFQgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAweDAyMDQKPj4gKyNkZWZpbmUgU0VOSU5GMV9DVFJMX0VYVF9TRU5JTkZfT0NTSTJf SVBfRU5fU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkYxX0NUUkxfRVhUX1NFTklORl9PQ1NJMl9J UF9FTl9NQVNLICgweDEgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GMV9DVFJMX0VYVF9TRU5JTkZf VEVTVE1ETF9JUF9FTl9TSElGVCAxCj4+ICsjZGVmaW5lIFNFTklORjFfQ1RSTF9FWFRfU0VOSU5G X1RFU1RNRExfSVBfRU5fTUFTSyAoMHgxIDw8IDEpCj4+ICsjZGVmaW5lIFNFTklORjFfQ1RSTF9F WFRfU0VOSU5GX1NDQU1fSVBfRU5fU0hJRlQgNAo+PiArI2RlZmluZSBTRU5JTkYxX0NUUkxfRVhU X1NFTklORl9TQ0FNX0lQX0VOX01BU0sgKDB4MSA8PCA0KQo+PiArI2RlZmluZSBTRU5JTkYxX0NU UkxfRVhUX1NFTklORl9OQ1NJMl9JUF9FTl9TSElGVCA1Cj4+ICsjZGVmaW5lIFNFTklORjFfQ1RS TF9FWFRfU0VOSU5GX05DU0kyX0lQX0VOX01BU0sgKDB4MSA8PCA1KQo+PiArI2RlZmluZSBTRU5J TkYxX0NUUkxfRVhUX1NFTklORl9DU0kyX0lQX0VOX1NISUZUIDYKPj4gKyNkZWZpbmUgU0VOSU5G MV9DVFJMX0VYVF9TRU5JTkZfQ1NJMl9JUF9FTl9NQVNLICgweDEgPDwgNikKPj4gKyNkZWZpbmUg U0VOSU5GMV9DVFJMX0VYVF9TRU5JTkZfQ1NJM19JUF9FTl9TSElGVCA3Cj4+ICsjZGVmaW5lIFNF TklORjFfQ1RSTF9FWFRfU0VOSU5GX0NTSTNfSVBfRU5fTUFTSyAoMHgxIDw8IDcpCj4+ICsjZGVm aW5lIFNFTklORjFfQ1RSTF9FWFRfU0VOSU5GX1NSQ19TRUxfRVhUX1NISUZUIDE2Cj4+ICsjZGVm aW5lIFNFTklORjFfQ1RSTF9FWFRfU0VOSU5GX1NSQ19TRUxfRVhUX01BU0sgKDB4MyA8PCAxNikK Pj4gKyNkZWZpbmUgU0VOSU5GMV9BU1lOQ19DVFJMICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgIDB4MDIwOAo+PiArI2RlZmluZSBTRU5JTkYxX0FTWU5DX0NUUkxfU0VOSU5GX0FT WU5DX0ZJRk9fUlNUX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GMV9BU1lOQ19DVFJMX1NFTklO Rl9BU1lOQ19GSUZPX1JTVF9NQVNLICgweDEgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GMV9BU1lO Q19DVFJMX1NFTklORl9IU1lOQ19NQVNLX1NISUZUIDEKPj4gKyNkZWZpbmUgU0VOSU5GMV9BU1lO Q19DVFJMX1NFTklORl9IU1lOQ19NQVNLX01BU0sgKDB4MSA8PCAxKQo+PiArI2RlZmluZSBTRU5J TkYxX0FTWU5DX0NUUkxfU0VOSU5GX1ZTWU5DX1BPTF9TSElGVCAyCj4+ICsjZGVmaW5lIFNFTklO RjFfQVNZTkNfQ1RSTF9TRU5JTkZfVlNZTkNfUE9MX01BU0sgKDB4MSA8PCAyKQo+PiArI2RlZmlu ZSBTRU5JTkYxX0FTWU5DX0NUUkxfU0VOSU5GX0hTWU5DX1BPTF9TSElGVCAzCj4+ICsjZGVmaW5l IFNFTklORjFfQVNZTkNfQ1RSTF9TRU5JTkZfSFNZTkNfUE9MX01BU0sgKDB4MSA8PCAzKQo+PiAr I2RlZmluZSBTRU5JTkYxX0FTWU5DX0NUUkxfRklGT19QVVNIX0VOX1NISUZUICAxNgo+PiArI2Rl ZmluZSBTRU5JTkYxX0FTWU5DX0NUUkxfRklGT19QVVNIX0VOX01BU0sgICAoMHgzZiA8PCAxNikK Pj4gKyNkZWZpbmUgU0VOSU5GMV9BU1lOQ19DVFJMX0ZJRk9fRkxVU0hfRU5fU0hJRlQgMjQKPj4g KyNkZWZpbmUgU0VOSU5GMV9BU1lOQ19DVFJMX0ZJRk9fRkxVU0hfRU5fTUFTSyAgKDB4M2YgPDwg MjQpCj4+ICsjZGVmaW5lIFNFTklORl9URzFfUEhfQ05UICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAweDA2MDAKPj4gKyNkZWZpbmUgU0VOSU5GX1RHMV9QSF9DTlRfVEdDTEtf U0VMX1NISUZUICAgICAgMAo+PiArI2RlZmluZSBTRU5JTkZfVEcxX1BIX0NOVF9UR0NMS19TRUxf TUFTSyAgICAgICAoMHgzIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORl9URzFfUEhfQ05UX0NMS0ZM X1BPTF9TSElGVCAgICAgIDIKPj4gKyNkZWZpbmUgU0VOSU5GX1RHMV9QSF9DTlRfQ0xLRkxfUE9M X01BU0sgICAgICAgKDB4MSA8PCAyKQo+PiArI2RlZmluZSBTRU5JTkZfVEcxX1BIX0NOVF9FWFRf UlNUX1NISUZUICAgICAgICA0Cj4+ICsjZGVmaW5lIFNFTklORl9URzFfUEhfQ05UX0VYVF9SU1Rf TUFTSyAgICAgICAgICgweDEgPDwgNCkKPj4gKyNkZWZpbmUgU0VOSU5GX1RHMV9QSF9DTlRfRVhU X1BXUkROX1NISUZUICAgICAgNQo+PiArI2RlZmluZSBTRU5JTkZfVEcxX1BIX0NOVF9FWFRfUFdS RE5fTUFTSyAgICAgICAoMHgxIDw8IDUpCj4+ICsjZGVmaW5lIFNFTklORl9URzFfUEhfQ05UX1BB RF9QQ0xLX0lOVl9TSElGVCAgIDYKPj4gKyNkZWZpbmUgU0VOSU5GX1RHMV9QSF9DTlRfUEFEX1BD TEtfSU5WX01BU0sgICAgKDB4MSA8PCA2KQo+PiArI2RlZmluZSBTRU5JTkZfVEcxX1BIX0NOVF9D QU1fUENMS19JTlZfU0hJRlQgICA3Cj4+ICsjZGVmaW5lIFNFTklORl9URzFfUEhfQ05UX0NBTV9Q Q0xLX0lOVl9NQVNLICAgICgweDEgPDwgNykKPj4gKyNkZWZpbmUgU0VOSU5GX1RHMV9QSF9DTlRf Q0xLUE9MX1NISUZUICAgICAgICAgMjgKPj4gKyNkZWZpbmUgU0VOSU5GX1RHMV9QSF9DTlRfQ0xL UE9MX01BU0sgICAgICAgICAgKDB4MSA8PCAyOCkKPj4gKyNkZWZpbmUgU0VOSU5GX1RHMV9QSF9D TlRfQURDTEtfRU5fU0hJRlQgICAgICAgMjkKPj4gKyNkZWZpbmUgU0VOSU5GX1RHMV9QSF9DTlRf QURDTEtfRU5fTUFTSyAgICAgICAgKDB4MSA8PCAyOSkKPj4gKyNkZWZpbmUgU0VOSU5GX1RHMV9Q SF9DTlRfUENFTl9TSElGVCAgICAgICAgICAgMzEKPj4gKyNkZWZpbmUgU0VOSU5GX1RHMV9QSF9D TlRfUENFTl9NQVNLICAgICAgICAgICAgKDB4MSA8PCAzMSkKPj4gKyNkZWZpbmUgU0VOSU5GX1RH MV9TRU5fQ0sgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MDYwNAo+PiAr I2RlZmluZSBTRU5JTkZfVEcxX1NFTl9DS19DTEtGTF9TSElGVCAgICAgICAgICAwCj4+ICsjZGVm aW5lIFNFTklORl9URzFfU0VOX0NLX0NMS0ZMX01BU0sgICAgICAgICAgICgweDNmIDw8IDApCj4+ ICsjZGVmaW5lIFNFTklORl9URzFfU0VOX0NLX0NMS1JTX1NISUZUICAgICAgICAgIDgKPj4gKyNk ZWZpbmUgU0VOSU5GX1RHMV9TRU5fQ0tfQ0xLUlNfTUFTSyAgICAgICAgICAgKDB4M2YgPDwgOCkK Pj4gKyNkZWZpbmUgU0VOSU5GX1RHMV9TRU5fQ0tfQ0xLQ05UX1NISUZUICAgICAgICAgMTYKPj4g KyNkZWZpbmUgU0VOSU5GX1RHMV9TRU5fQ0tfQ0xLQ05UX01BU0sgICAgICAgICAgKDB4M2YgPDwg MTYpCj4+ICsjZGVmaW5lIFNFTklORl9URzFfVE1fQ1RMICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAweDA2MDgKPj4gKyNkZWZpbmUgU0VOSU5GX1RHMV9UTV9DVExfVE1fRU5f U0hJRlQgICAgICAgICAgMAo+PiArI2RlZmluZSBTRU5JTkZfVEcxX1RNX0NUTF9UTV9FTl9NQVNL ICAgICAgICAgICAoMHgxIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORl9URzFfVE1fQ1RMX1RNX1JT VF9TSElGVCAgICAgICAgIDEKPj4gKyNkZWZpbmUgU0VOSU5GX1RHMV9UTV9DVExfVE1fUlNUX01B U0sgICAgICAgICAgKDB4MSA8PCAxKQo+PiArI2RlZmluZSBTRU5JTkZfVEcxX1RNX0NUTF9UTV9G TVRfU0hJRlQgICAgICAgICAyCj4+ICsjZGVmaW5lIFNFTklORl9URzFfVE1fQ1RMX1RNX0ZNVF9N QVNLICAgICAgICAgICgweDEgPDwgMikKPj4gKyNkZWZpbmUgU0VOSU5GX1RHMV9UTV9DVExfVE1f UEFUX1NISUZUICAgICAgICAgNAo+PiArI2RlZmluZSBTRU5JTkZfVEcxX1RNX0NUTF9UTV9QQVRf TUFTSyAgICAgICAgICAoMHhmIDw8IDQpCj4+ICsjZGVmaW5lIFNFTklORl9URzFfVE1fQ1RMX1RN X1ZTWU5DX1NISUZUICAgICAgIDgKPj4gKyNkZWZpbmUgU0VOSU5GX1RHMV9UTV9DVExfVE1fVlNZ TkNfTUFTSyAgICAgICAgKDB4ZmYgPDwgOCkKPj4gKyNkZWZpbmUgU0VOSU5GX1RHMV9UTV9DVExf VE1fRFVNTVlQWExfU0hJRlQgICAgMTYKPj4gKyNkZWZpbmUgU0VOSU5GX1RHMV9UTV9DVExfVE1f RFVNTVlQWExfTUFTSyAgICAgKDB4ZmYgPDwgMTYpCj4+ICsjZGVmaW5lIFNFTklORl9URzFfVE1f U0laRSAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDA2MEMKPj4gKyNkZWZp bmUgU0VOSU5GX1RHMV9UTV9TSVpFX1RNX1BYTF9TSElGVCAgICAgICAgMAo+PiArI2RlZmluZSBT RU5JTkZfVEcxX1RNX1NJWkVfVE1fUFhMX01BU0sgICAgICAgICAoMHgxZmZmIDw8IDApCj4+ICsj ZGVmaW5lIFNFTklORl9URzFfVE1fU0laRV9UTV9MSU5FX1NISUZUICAgICAgIDE2Cj4+ICsjZGVm aW5lIFNFTklORl9URzFfVE1fU0laRV9UTV9MSU5FX01BU0sgICAgICAgICgweDNmZmYgPDwgMTYp Cj4+ICsjZGVmaW5lIFNFTklORl9URzFfVE1fQ0xLICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAweDA2MTAKPj4gKyNkZWZpbmUgU0VOSU5GX1RHMV9UTV9DTEtfVE1fQ0xLX0NO VF9TSElGVCAgICAgMAo+PiArI2RlZmluZSBTRU5JTkZfVEcxX1RNX0NMS19UTV9DTEtfQ05UX01B U0sgICAgICAoMHhmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORl9URzFfVE1fQ0xLX1RNX0NMUkJB Ul9PRlRfU0hJRlQgIDE2Cj4+ICsjZGVmaW5lIFNFTklORl9URzFfVE1fQ0xLX1RNX0NMUkJBUl9P RlRfTUFTSyAgICgweDNmZiA8PCAxNikKPj4gKyNkZWZpbmUgU0VOSU5GX1RHMV9UTV9DTEtfVE1f Q0xSQkFSX0lEWF9TSElGVCAgMjgKPj4gKyNkZWZpbmUgU0VOSU5GX1RHMV9UTV9DTEtfVE1fQ0xS QkFSX0lEWF9NQVNLICAgKDB4NyA8PCAyOCkKPj4gKyNkZWZpbmUgU0VOSU5GX1RHMV9UTV9TVFAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MDYxNAo+PiArI2RlZmluZSBT RU5JTkZfVEcxX1RNX1NUUF9URzFfVE1fU1RQX1NISUZUICAgICAwCj4+ICsjZGVmaW5lIFNFTklO Rl9URzFfVE1fU1RQX1RHMV9UTV9TVFBfTUFTSyAgICAgICgweGZmZmZmZmZmIDw8IDApCj4+ICsj ZGVmaW5lIE1JUElfUlhfQ09OMjRfQ1NJMCAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAweDA4MjQKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04yNF9DU0kwX0NTSTBfQklTVF9OVU1f U0hJRlQgMAo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjI0X0NTSTBfQ1NJMF9CSVNUX05VTV9NQVNL ICAoMHgzIDw8IDApCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMjRfQ1NJMF9DU0kwX0JJU1RfRU5f U0hJRlQgIDIKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04yNF9DU0kwX0NTSTBfQklTVF9FTl9NQVNL ICAgKDB4MSA8PCAyKQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjI0X0NTSTBfQ1NJMF9CSVNUX0ZJ WF9QQVRfU0hJRlQgNQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjI0X0NTSTBfQ1NJMF9CSVNUX0ZJ WF9QQVRfTUFTSyAoMHgxIDw8IDUpCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMjRfQ1NJMF9DU0kw X0JJU1RfQ0xLX1NFTF9TSElGVCA2Cj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMjRfQ1NJMF9DU0kw X0JJU1RfQ0xLX1NFTF9NQVNLICgweDEgPDwgNikKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04yNF9D U0kwX0NTSTBfQklTVF9DTEs0WF9TRUxfU0hJRlQgNwo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjI0 X0NTSTBfQ1NJMF9CSVNUX0NMSzRYX1NFTF9NQVNLICgweDEgPDwgNykKPj4gKyNkZWZpbmUgTUlQ SV9SWF9DT04yNF9DU0kwX0NTSTBfQklTVF9URVJNX0RFTEFZX1NISUZUIDgKPj4gKyNkZWZpbmUg TUlQSV9SWF9DT04yNF9DU0kwX0NTSTBfQklTVF9URVJNX0RFTEFZX01BU0sgKDB4ZmYgPDwgOCkK Pj4gKyNkZWZpbmUgTUlQSV9SWF9DT04yNF9DU0kwX0NTSTBfQklTVF9TRVRUTEVfREVMQVlfU0hJ RlQgMTYKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04yNF9DU0kwX0NTSTBfQklTVF9TRVRUTEVfREVM QVlfTUFTSyAoMHhmZiA8PCAxNikKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04yNF9DU0kwX0NTSTBf QklTVF9MTjBfTVVYX1NISUZUIDI0Cj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMjRfQ1NJMF9DU0kw X0JJU1RfTE4wX01VWF9NQVNLICgweDMgPDwgMjQpCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMjRf Q1NJMF9DU0kwX0JJU1RfTE4xX01VWF9TSElGVCAyNgo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjI0 X0NTSTBfQ1NJMF9CSVNUX0xOMV9NVVhfTUFTSyAoMHgzIDw8IDI2KQo+PiArI2RlZmluZSBNSVBJ X1JYX0NPTjI0X0NTSTBfQ1NJMF9CSVNUX0xOMl9NVVhfU0hJRlQgMjgKPj4gKyNkZWZpbmUgTUlQ SV9SWF9DT04yNF9DU0kwX0NTSTBfQklTVF9MTjJfTVVYX01BU0sgKDB4MyA8PCAyOCkKPj4gKyNk ZWZpbmUgTUlQSV9SWF9DT04yNF9DU0kwX0NTSTBfQklTVF9MTjNfTVVYX1NISUZUIDMwCj4+ICsj ZGVmaW5lIE1JUElfUlhfQ09OMjRfQ1NJMF9DU0kwX0JJU1RfTE4zX01VWF9NQVNLICgweDMgPDwg MzApCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMjhfQ1NJMCAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAweDA4MjgKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04yOF9DU0kwX0NTSTBf QklTVF9TVEFSVF9TSElGVCAwCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMjhfQ1NJMF9DU0kwX0JJ U1RfU1RBUlRfTUFTSyAoMHgxIDw8IDApCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMjhfQ1NJMF9D U0kwX0JJU1RfREFUQV9PS19TSElGVCAxCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMjhfQ1NJMF9D U0kwX0JJU1RfREFUQV9PS19NQVNLICgweDEgPDwgMSkKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04y OF9DU0kwX0NTSTBfQklTVF9IU19GU01fT0tfU0hJRlQgMgo+PiArI2RlZmluZSBNSVBJX1JYX0NP TjI4X0NTSTBfQ1NJMF9CSVNUX0hTX0ZTTV9PS19NQVNLICgweDEgPDwgMikKPj4gKyNkZWZpbmUg TUlQSV9SWF9DT04yOF9DU0kwX0NTSTBfQklTVF9MQU5FX0ZTTV9PS19TSElGVCAzCj4+ICsjZGVm aW5lIE1JUElfUlhfQ09OMjhfQ1NJMF9DU0kwX0JJU1RfTEFORV9GU01fT0tfTUFTSyAoMHgxIDw8 IDMpCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMjhfQ1NJMF9DU0kwX0JJU1RfQ1NJMl9EQVRBX09L X1NISUZUIDQKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04yOF9DU0kwX0NTSTBfQklTVF9DU0kyX0RB VEFfT0tfTUFTSyAoMHgxIDw8IDQpCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMzRfQ1NJMCAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDA4MzQKPj4gKyNkZWZpbmUgTUlQSV9S WF9DT04zNF9DU0kwX0JJU1RfTU9ERV9TSElGVCAgICAgMAo+PiArI2RlZmluZSBNSVBJX1JYX0NP TjM0X0NTSTBfQklTVF9NT0RFX01BU0sgICAgICAoMHgxIDw8IDApCj4+ICsjZGVmaW5lIE1JUElf UlhfQ09OMzRfQ1NJMF9DU0kwX0JJU1RfSFNERVRfTVVYX1NISUZUIDIyCj4+ICsjZGVmaW5lIE1J UElfUlhfQ09OMzRfQ1NJMF9DU0kwX0JJU1RfSFNERVRfTVVYX01BU0sgKDB4MyA8PCAyMikKPj4g KyNkZWZpbmUgTUlQSV9SWF9DT04zNF9DU0kwX0NTSTBfQklTVF9MTjRfTVVYX1NISUZUIDI0Cj4+ ICsjZGVmaW5lIE1JUElfUlhfQ09OMzRfQ1NJMF9DU0kwX0JJU1RfTE40X01VWF9NQVNLICgweDMg PDwgMjQpCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMzRfQ1NJMF9DU0kwX0JJU1RfTE41X01VWF9T SElGVCAyNgo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjM0X0NTSTBfQ1NJMF9CSVNUX0xONV9NVVhf TUFTSyAoMHgzIDw8IDI2KQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjM0X0NTSTBfQ1NJMF9CSVNU X0xONl9NVVhfU0hJRlQgMjgKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04zNF9DU0kwX0NTSTBfQklT VF9MTjZfTVVYX01BU0sgKDB4MyA8PCAyOCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04zNF9DU0kw X0NTSTBfQklTVF9MTjdfTVVYX1NISUZUIDMwCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMzRfQ1NJ MF9DU0kwX0JJU1RfTE43X01VWF9NQVNLICgweDMgPDwgMzApCj4+ICsjZGVmaW5lIE1JUElfUlhf Q09OMzhfQ1NJMCAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDA4MzgKPj4g KyNkZWZpbmUgTUlQSV9SWF9DT04zOF9DU0kwX01JUElfUlhfU1dfQ1RSTF9NT0RFX1NISUZUIDAK Pj4gKyNkZWZpbmUgTUlQSV9SWF9DT04zOF9DU0kwX01JUElfUlhfU1dfQ1RSTF9NT0RFX01BU0sg KDB4MSA8PCAwKQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjM4X0NTSTBfTUlQSV9SWF9TV19DQUxf TU9ERV9TSElGVCAxCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMzhfQ1NJMF9NSVBJX1JYX1NXX0NB TF9NT0RFX01BU0sgKDB4MSA8PCAxKQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjM4X0NTSTBfTUlQ SV9SWF9IV19DQUxfU1RBUlRfU0hJRlQgMgo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjM4X0NTSTBf TUlQSV9SWF9IV19DQUxfU1RBUlRfTUFTSyAoMHgxIDw8IDIpCj4+ICsjZGVmaW5lIE1JUElfUlhf Q09OMzhfQ1NJMF9NSVBJX1JYX0hXX0NBTF9PUFRJT05fU0hJRlQgMwo+PiArI2RlZmluZSBNSVBJ X1JYX0NPTjM4X0NTSTBfTUlQSV9SWF9IV19DQUxfT1BUSU9OX01BU0sgKDB4MSA8PCAzKQo+PiAr I2RlZmluZSBNSVBJX1JYX0NPTjM4X0NTSTBfTUlQSV9SWF9TV19SU1RfU0hJRlQgNAo+PiArI2Rl ZmluZSBNSVBJX1JYX0NPTjM4X0NTSTBfTUlQSV9SWF9TV19SU1RfTUFTSyAoMHgxZiA8PCA0KQo+ PiArI2RlZmluZSBNSVBJX1JYX0NPTjM4X0NTSTBfTUlQSV9SWF9TV19DUEhZX1RYX01PREVfU0hJ RlQgOQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjM4X0NTSTBfTUlQSV9SWF9TV19DUEhZX1RYX01P REVfTUFTSyAoMHgxIDw8IDkpCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMzhfQ1NJMF9NSVBJX1JY X1NXX0NQSFlfUlhfTU9ERV9TSElGVCAxMAo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjM4X0NTSTBf TUlQSV9SWF9TV19DUEhZX1JYX01PREVfTUFTSyAoMHgxIDw8IDEwKQo+PiArI2RlZmluZSBNSVBJ X1JYX0NPTjM4X0NTSTBfUkdfQ0tQSEFTRV9UUklPMF9TSElGVCAxNgo+PiArI2RlZmluZSBNSVBJ X1JYX0NPTjM4X0NTSTBfUkdfQ0tQSEFTRV9UUklPMF9NQVNLICgweDFmIDw8IDE2KQo+PiArI2Rl ZmluZSBNSVBJX1JYX0NPTjM4X0NTSTBfUkdfQ0tQSEFTRV9UUklPMV9TSElGVCAyMgo+PiArI2Rl ZmluZSBNSVBJX1JYX0NPTjM4X0NTSTBfUkdfQ0tQSEFTRV9UUklPMV9NQVNLICgweDFmIDw8IDIy KQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjM4X0NTSTBfUkdfQ0tQSEFTRV9UUklPMl9TSElGVCAy Nwo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjM4X0NTSTBfUkdfQ0tQSEFTRV9UUklPMl9NQVNLICgw eDFmIDw8IDI3KQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjNDX0NTSTAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgMHgwODNDCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OM0NfQ1NJ MF9NSVBJX1JYX1NXX0NUUkxfX1NISUZUIDAKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04zQ19DU0kw X01JUElfUlhfU1dfQ1RSTF9fTUFTSyAoMHhmZmZmZmZmZiA8PCAwKQo+PiArI2RlZmluZSBNSVBJ X1JYX0NPTjdDX0NTSTAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgwODdD Cj4+ICsjZGVmaW5lIE1JUElfUlhfQ09ON0NfQ1NJMF9EQV9DU0kwX0xOUkQwX0hTUlhfREVMQVlf RU5fU0hJRlQgMAo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjdDX0NTSTBfREFfQ1NJMF9MTlJEMF9I U1JYX0RFTEFZX0VOX01BU0sgKDB4MSA8PCAwKQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjdDX0NT STBfREFfQ1NJMF9MTlJEMF9IU1JYX0RFTEFZX0FQUExZX1NISUZUIDEKPj4gKyNkZWZpbmUgTUlQ SV9SWF9DT043Q19DU0kwX0RBX0NTSTBfTE5SRDBfSFNSWF9ERUxBWV9BUFBMWV9NQVNLICgweDEg PDwgMSkKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT043Q19DU0kwX0RBX0NTSTBfTE5SRDBfSFNSWF9E RUxBWV9DT0RFX1NISUZUIDIKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT043Q19DU0kwX0RBX0NTSTBf TE5SRDBfSFNSWF9ERUxBWV9DT0RFX01BU0sgKDB4M2YgPDwgMikKPj4gKyNkZWZpbmUgTUlQSV9S WF9DT044MF9DU0kwICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MDg4MAo+ PiArI2RlZmluZSBNSVBJX1JYX0NPTjgwX0NTSTBfREFfQ1NJMF9MTlJEMV9IU1JYX0RFTEFZX0VO X1NISUZUIDAKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT044MF9DU0kwX0RBX0NTSTBfTE5SRDFfSFNS WF9ERUxBWV9FTl9NQVNLICgweDEgPDwgMCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT044MF9DU0kw X0RBX0NTSTBfTE5SRDFfSFNSWF9ERUxBWV9BUFBMWV9TSElGVCAxCj4+ICsjZGVmaW5lIE1JUElf UlhfQ09OODBfQ1NJMF9EQV9DU0kwX0xOUkQxX0hTUlhfREVMQVlfQVBQTFlfTUFTSyAoMHgxIDw8 IDEpCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OODBfQ1NJMF9EQV9DU0kwX0xOUkQxX0hTUlhfREVM QVlfQ09ERV9TSElGVCAyCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OODBfQ1NJMF9EQV9DU0kwX0xO UkQxX0hTUlhfREVMQVlfQ09ERV9NQVNLICgweDNmIDw8IDIpCj4+ICsjZGVmaW5lIE1JUElfUlhf Q09OODRfQ1NJMCAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDA4ODQKPj4g KyNkZWZpbmUgTUlQSV9SWF9DT044NF9DU0kwX0RBX0NTSTBfTE5SRDJfSFNSWF9ERUxBWV9FTl9T SElGVCAwCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OODRfQ1NJMF9EQV9DU0kwX0xOUkQyX0hTUlhf REVMQVlfRU5fTUFTSyAoMHgxIDw8IDApCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OODRfQ1NJMF9E QV9DU0kwX0xOUkQyX0hTUlhfREVMQVlfQVBQTFlfU0hJRlQgMQo+PiArI2RlZmluZSBNSVBJX1JY X0NPTjg0X0NTSTBfREFfQ1NJMF9MTlJEMl9IU1JYX0RFTEFZX0FQUExZX01BU0sgKDB4MSA8PCAx KQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjg0X0NTSTBfREFfQ1NJMF9MTlJEMl9IU1JYX0RFTEFZ X0NPREVfU0hJRlQgMgo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjg0X0NTSTBfREFfQ1NJMF9MTlJE Ml9IU1JYX0RFTEFZX0NPREVfTUFTSyAoMHgzZiA8PCAyKQo+PiArI2RlZmluZSBNSVBJX1JYX0NP Tjg4X0NTSTAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgwODg4Cj4+ICsj ZGVmaW5lIE1JUElfUlhfQ09OODhfQ1NJMF9EQV9DU0kwX0xOUkQzX0hTUlhfREVMQVlfRU5fU0hJ RlQgMAo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjg4X0NTSTBfREFfQ1NJMF9MTlJEM19IU1JYX0RF TEFZX0VOX01BU0sgKDB4MSA8PCAwKQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjg4X0NTSTBfREFf Q1NJMF9MTlJEM19IU1JYX0RFTEFZX0FQUExZX1NISUZUIDEKPj4gKyNkZWZpbmUgTUlQSV9SWF9D T044OF9DU0kwX0RBX0NTSTBfTE5SRDNfSFNSWF9ERUxBWV9BUFBMWV9NQVNLICgweDEgPDwgMSkK Pj4gKyNkZWZpbmUgTUlQSV9SWF9DT044OF9DU0kwX0RBX0NTSTBfTE5SRDNfSFNSWF9ERUxBWV9D T0RFX1NISUZUIDIKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT044OF9DU0kwX0RBX0NTSTBfTE5SRDNf SFNSWF9ERUxBWV9DT0RFX01BU0sgKDB4M2YgPDwgMikKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT044 Q19DU0kwICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MDg4Qwo+PiArI2Rl ZmluZSBNSVBJX1JYX0NPTjhDX0NTSTBfUkdfQ1NJMF9MTlJEMF9IU1JYX0RFTEFZX0VOX1NISUZU IDAKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT044Q19DU0kwX1JHX0NTSTBfTE5SRDBfSFNSWF9ERUxB WV9FTl9NQVNLICgweDEgPDwgMCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT044Q19DU0kwX1JHX0NT STBfTE5SRDBfSFNSWF9ERUxBWV9BUFBMWV9TSElGVCAxCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09O OENfQ1NJMF9SR19DU0kwX0xOUkQwX0hTUlhfREVMQVlfQVBQTFlfTUFTSyAoMHgxIDw8IDEpCj4+ ICsjZGVmaW5lIE1JUElfUlhfQ09OOENfQ1NJMF9SR19DU0kwX0xOUkQwX0hTUlhfREVMQVlfQ09E RV9TSElGVCAyCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OOENfQ1NJMF9SR19DU0kwX0xOUkQwX0hT UlhfREVMQVlfQ09ERV9NQVNLICgweDNmIDw8IDIpCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OOTBf Q1NJMCAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDA4OTAKPj4gKyNkZWZp bmUgTUlQSV9SWF9DT045MF9DU0kwX1JHX0NTSTBfTE5SRDFfSFNSWF9ERUxBWV9FTl9TSElGVCAw Cj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OOTBfQ1NJMF9SR19DU0kwX0xOUkQxX0hTUlhfREVMQVlf RU5fTUFTSyAoMHgxIDw8IDApCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OOTBfQ1NJMF9SR19DU0kw X0xOUkQxX0hTUlhfREVMQVlfQVBQTFlfU0hJRlQgMQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjkw X0NTSTBfUkdfQ1NJMF9MTlJEMV9IU1JYX0RFTEFZX0FQUExZX01BU0sgKDB4MSA8PCAxKQo+PiAr I2RlZmluZSBNSVBJX1JYX0NPTjkwX0NTSTBfUkdfQ1NJMF9MTlJEMV9IU1JYX0RFTEFZX0NPREVf U0hJRlQgMgo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjkwX0NTSTBfUkdfQ1NJMF9MTlJEMV9IU1JY X0RFTEFZX0NPREVfTUFTSyAoMHgzZiA8PCAyKQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjk0X0NT STAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgwODk0Cj4+ICsjZGVmaW5l IE1JUElfUlhfQ09OOTRfQ1NJMF9SR19DU0kwX0xOUkQyX0hTUlhfREVMQVlfRU5fU0hJRlQgMAo+ PiArI2RlZmluZSBNSVBJX1JYX0NPTjk0X0NTSTBfUkdfQ1NJMF9MTlJEMl9IU1JYX0RFTEFZX0VO X01BU0sgKDB4MSA8PCAwKQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjk0X0NTSTBfUkdfQ1NJMF9M TlJEMl9IU1JYX0RFTEFZX0FQUExZX1NISUZUIDEKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT045NF9D U0kwX1JHX0NTSTBfTE5SRDJfSFNSWF9ERUxBWV9BUFBMWV9NQVNLICgweDEgPDwgMSkKPj4gKyNk ZWZpbmUgTUlQSV9SWF9DT045NF9DU0kwX1JHX0NTSTBfTE5SRDJfSFNSWF9ERUxBWV9DT0RFX1NI SUZUIDIKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT045NF9DU0kwX1JHX0NTSTBfTE5SRDJfSFNSWF9E RUxBWV9DT0RFX01BU0sgKDB4M2YgPDwgMikKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT045OF9DU0kw ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MDg5OAo+PiArI2RlZmluZSBN SVBJX1JYX0NPTjk4X0NTSTBfUkdfQ1NJMF9MTlJEM19IU1JYX0RFTEFZX0VOX1NISUZUIDAKPj4g KyNkZWZpbmUgTUlQSV9SWF9DT045OF9DU0kwX1JHX0NTSTBfTE5SRDNfSFNSWF9ERUxBWV9FTl9N QVNLICgweDEgPDwgMCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT045OF9DU0kwX1JHX0NTSTBfTE5S RDNfSFNSWF9ERUxBWV9BUFBMWV9TSElGVCAxCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OOThfQ1NJ MF9SR19DU0kwX0xOUkQzX0hTUlhfREVMQVlfQVBQTFlfTUFTSyAoMHgxIDw8IDEpCj4+ICsjZGVm aW5lIE1JUElfUlhfQ09OOThfQ1NJMF9SR19DU0kwX0xOUkQzX0hTUlhfREVMQVlfQ09ERV9TSElG VCAyCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OOThfQ1NJMF9SR19DU0kwX0xOUkQzX0hTUlhfREVM QVlfQ09ERV9NQVNLICgweDNmIDw8IDIpCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OQTBfQ1NJMCAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDA4QTAKPj4gKyNkZWZpbmUgTUlQ SV9SWF9DT05BMF9DU0kwX1JHX0NTSTBfTE5SQ19IU1JYX0RFTEFZX0VOX1NISUZUIDAKPj4gKyNk ZWZpbmUgTUlQSV9SWF9DT05BMF9DU0kwX1JHX0NTSTBfTE5SQ19IU1JYX0RFTEFZX0VOX01BU0sg KDB4MSA8PCAwKQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkEwX0NTSTBfUkdfQ1NJMF9MTlJDX0hT UlhfREVMQVlfQVBQTFlfU0hJRlQgMQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkEwX0NTSTBfUkdf Q1NJMF9MTlJDX0hTUlhfREVMQVlfQVBQTFlfTUFTSyAoMHgxIDw8IDEpCj4+ICsjZGVmaW5lIE1J UElfUlhfQ09OQTBfQ1NJMF9SR19DU0kwX0xOUkNfSFNSWF9ERUxBWV9DT0RFX1NISUZUIDIKPj4g KyNkZWZpbmUgTUlQSV9SWF9DT05BMF9DU0kwX1JHX0NTSTBfTE5SQ19IU1JYX0RFTEFZX0NPREVf TUFTSyAoMHgzZiA8PCAyKQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkIwX0NTSTAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgwOEIwCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09O QjBfQ1NJMF9ERUxBWV9BUFBMWV9NT0RFX1NISUZUIDAKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT05C MF9DU0kwX0RFTEFZX0FQUExZX01PREVfTUFTSyAoMHhmIDw8IDApCj4+ICsjZGVmaW5lIE1JUElf UlhfQ09OQjBfQ1NJMF9ERVNLRVdfU1dfUlNUX1NISUZUIDcKPj4gKyNkZWZpbmUgTUlQSV9SWF9D T05CMF9DU0kwX0RFU0tFV19TV19SU1RfTUFTSyAgKDB4MSA8PCA3KQo+PiArI2RlZmluZSBNSVBJ X1JYX0NPTkIwX0NTSTBfREVTS0VXX1RSSUdHRVJfTU9ERV9TSElGVCA4Cj4+ICsjZGVmaW5lIE1J UElfUlhfQ09OQjBfQ1NJMF9ERVNLRVdfVFJJR0dFUl9NT0RFX01BU0sgKDB4NyA8PCA4KQo+PiAr I2RlZmluZSBNSVBJX1JYX0NPTkIwX0NTSTBfREVTS0VXX0FDQ19NT0RFX1NISUZUIDEyCj4+ICsj ZGVmaW5lIE1JUElfUlhfQ09OQjBfQ1NJMF9ERVNLRVdfQUNDX01PREVfTUFTSyAoMHhmIDw8IDEy KQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkIwX0NTSTBfREVTS0VXX0NTSTJfUlNUX0VOQUJMRV9T SElGVCAxNgo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkIwX0NTSTBfREVTS0VXX0NTSTJfUlNUX0VO QUJMRV9NQVNLICgweDEgPDwgMTYpCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OQjBfQ1NJMF9ERVNL RVdfSVBfU0VMX1NISUZUIDMwCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OQjBfQ1NJMF9ERVNLRVdf SVBfU0VMX01BU0sgICgweDEgPDwgMzApCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OQjBfQ1NJMF9E RVNLRVdfRU5BQkxFX1NISUZUIDMxCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OQjBfQ1NJMF9ERVNL RVdfRU5BQkxFX01BU0sgICgweDEgPDwgMzEpCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OQjRfQ1NJ MCAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDA4QjQKPj4gKyNkZWZpbmUg TUlQSV9SWF9DT05CNF9DU0kwX1NZTkNfQ09ERV9NQVNLX1NISUZUIDAKPj4gKyNkZWZpbmUgTUlQ SV9SWF9DT05CNF9DU0kwX1NZTkNfQ09ERV9NQVNLX01BU0sgKDB4ZmZmZiA8PCAwKQo+PiArI2Rl ZmluZSBNSVBJX1JYX0NPTkI0X0NTSTBfRVhQRUNURURfU1lOQ19DT0RFX1NISUZUIDE2Cj4+ICsj ZGVmaW5lIE1JUElfUlhfQ09OQjRfQ1NJMF9FWFBFQ1RFRF9TWU5DX0NPREVfTUFTSyAoMHhmZmZm IDw8IDE2KQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkI4X0NTSTAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgMHgwOEI4Cj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OQjhfQ1NJMF9E RVNLRVdfU0VUVVBfVElNRV9TSElGVCAwCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OQjhfQ1NJMF9E RVNLRVdfU0VUVVBfVElNRV9NQVNLICgweGYgPDwgMCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT05C OF9DU0kwX0RFU0tFV19IT0xEX1RJTUVfU0hJRlQgOAo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkI4 X0NTSTBfREVTS0VXX0hPTERfVElNRV9NQVNLICgweGYgPDwgOCkKPj4gKyNkZWZpbmUgTUlQSV9S WF9DT05COF9DU0kwX0RFU0tFV19USU1FX09VVF9TSElGVCAxNgo+PiArI2RlZmluZSBNSVBJX1JY X0NPTkI4X0NTSTBfREVTS0VXX1RJTUVfT1VUX01BU0sgKDB4ZmYgPDwgMTYpCj4+ICsjZGVmaW5l IE1JUElfUlhfQ09OQjhfQ1NJMF9ERVNLRVdfVElNRV9PVVRfRU5fU0hJRlQgMjQKPj4gKyNkZWZp bmUgTUlQSV9SWF9DT05COF9DU0kwX0RFU0tFV19USU1FX09VVF9FTl9NQVNLICgweDEgPDwgMjQp Cj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OQkNfQ1NJMCAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAweDA4QkMKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT05CQ19DU0kwX0RFU0tFV19E RVRFQ1RJT05fTU9ERV9TSElGVCAwCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OQkNfQ1NJMF9ERVNL RVdfREVURUNUSU9OX01PREVfTUFTSyAoMHhmIDw8IDApCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09O QkNfQ1NJMF9ERVNLRVdfREVURUNUSU9OX0NOVF9TSElGVCA4Cj4+ICsjZGVmaW5lIE1JUElfUlhf Q09OQkNfQ1NJMF9ERVNLRVdfREVURUNUSU9OX0NOVF9NQVNLICgweDdmIDw8IDgpCj4+ICsjZGVm aW5lIE1JUElfUlhfQ09OQkNfQ1NJMF9ERVNLRVdfREVMQVlfQVBQTFlfTU9ERV9TSElGVCAxNgo+ PiArI2RlZmluZSBNSVBJX1JYX0NPTkJDX0NTSTBfREVTS0VXX0RFTEFZX0FQUExZX01PREVfTUFT SyAoMHhmIDw8IDE2KQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkJDX0NTSTBfREVTS0VXX0xBTkVf TlVNQkVSX1NISUZUIDI0Cj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OQkNfQ1NJMF9ERVNLRVdfTEFO RV9OVU1CRVJfTUFTSyAoMHgzIDw8IDI0KQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkMwX0NTSTAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgwOEMwCj4+ICsjZGVmaW5lIE1J UElfUlhfQ09OQzBfQ1NJMF9ERVNLRVdfSU5URVJSVVBUX0VOQUJMRV9TSElGVCAwCj4+ICsjZGVm aW5lIE1JUElfUlhfQ09OQzBfQ1NJMF9ERVNLRVdfSU5URVJSVVBUX0VOQUJMRV9NQVNLICgweGZm ZmYgPDwgMCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT05DMF9DU0kwX0RFU0tFV19JTlRFUlJVUFRf VzFDX0VOX1NISUZUIDMxCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OQzBfQ1NJMF9ERVNLRVdfSU5U RVJSVVBUX1cxQ19FTl9NQVNLICgweDEgPDwgMzEpCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OQzRf Q1NJMCAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDA4QzQKPj4gKyNkZWZp bmUgTUlQSV9SWF9DT05DNF9DU0kwX0RFU0tFV19JTlRFUlJVUFRfU1RBVFVTX1NISUZUIDAKPj4g KyNkZWZpbmUgTUlQSV9SWF9DT05DNF9DU0kwX0RFU0tFV19JTlRFUlJVUFRfU1RBVFVTX01BU0sg KDB4ZmZmZiA8PCAwKQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkM4X0NTSTAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgMHgwOEM4Cj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OQzhf Q1NJMF9ERVNLRVdfREVCVUdfTVVYX1NFTEVDVF9TSElGVCAwCj4+ICsjZGVmaW5lIE1JUElfUlhf Q09OQzhfQ1NJMF9ERVNLRVdfREVCVUdfTVVYX1NFTEVDVF9NQVNLICgweGZmIDw8IDApCj4+ICsj ZGVmaW5lIE1JUElfUlhfQ09OQ0NfQ1NJMCAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAweDA4Q0MKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT05DQ19DU0kwX0RFU0tFV19ERUJVR19P VVRQVVRTX1NISUZUIDAKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT05DQ19DU0kwX0RFU0tFV19ERUJV R19PVVRQVVRTX01BU0sgKDB4ZmZmZmZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT05E MF9DU0kwICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MDhEMAo+PiArI2Rl ZmluZSBNSVBJX1JYX0NPTkQwX0NTSTBfREVTS0VXX0RFTEFZX0xFTkdUSF9TSElGVCAwCj4+ICsj ZGVmaW5lIE1JUElfUlhfQ09ORDBfQ1NJMF9ERVNLRVdfREVMQVlfTEVOR1RIX01BU0sgKDB4M2Yg PDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0NUTCAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgIDB4MEEwMAo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfQ1RMX0RBVEFf TEFORTBfRU5fU0hJRlQgICAwCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9DVExfREFUQV9MQU5F MF9FTl9NQVNLICAgICgweDEgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0NUTF9EQVRB X0xBTkUxX0VOX1NISUZUICAgMQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfQ1RMX0RBVEFfTEFO RTFfRU5fTUFTSyAgICAoMHgxIDw8IDEpCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9DVExfREFU QV9MQU5FMl9FTl9TSElGVCAgIDIKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0NUTF9EQVRBX0xB TkUyX0VOX01BU0sgICAgKDB4MSA8PCAyKQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfQ1RMX0RB VEFfTEFORTNfRU5fU0hJRlQgICAzCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9DVExfREFUQV9M QU5FM19FTl9NQVNLICAgICgweDEgPDwgMykKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0NUTF9D TE9DS19MQU5FX0VOX1NISUZUICAgNAo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfQ1RMX0NMT0NL X0xBTkVfRU5fTUFTSyAgICAoMHgxIDw8IDQpCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9DVExf RUNDX0VOX1NISUZUICAgICAgICAgIDUKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0NUTF9FQ0Nf RU5fTUFTSyAgICAgICAgICAgKDB4MSA8PCA1KQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfQ1RM X0NSQ19FTl9TSElGVCAgICAgICAgICA2Cj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9DVExfQ1JD X0VOX01BU0sgICAgICAgICAgICgweDEgPDwgNikKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0NU TF9IU1JYX0RFVF9FTl9TSElGVCAgICAgNwo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfQ1RMX0hT UlhfREVUX0VOX01BU0sgICAgICAoMHgxIDw8IDcpCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9D VExfSFNfUFJQUl9FTl9TSElGVCAgICAgIDgKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0NUTF9I U19QUlBSX0VOX01BU0sgICAgICAgKDB4MSA8PCA4KQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJf Q1RMX0hTX0VORF9FTl9TSElGVCAgICAgICA5Cj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9DVExf SFNfRU5EX0VOX01BU0sgICAgICAgICgweDEgPDwgOSkKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0ky X0NUTF9HRU5FUklDX0xPTkdfUEFDS0VUX0VOX1NISUZUIDEyCj4+ICsjZGVmaW5lIFNFTklORjFf Q1NJMl9DVExfR0VORVJJQ19MT05HX1BBQ0tFVF9FTl9NQVNLICgweDEgPDwgMTIpCj4+ICsjZGVm aW5lIFNFTklORjFfQ1NJMl9DVExfSU1BR0VfUEFDS0VUX0VOX1NISUZUIDEzCj4+ICsjZGVmaW5l IFNFTklORjFfQ1NJMl9DVExfSU1BR0VfUEFDS0VUX0VOX01BU0sgICgweDEgPDwgMTMpCj4+ICsj ZGVmaW5lIFNFTklORjFfQ1NJMl9DVExfQllURTJQSVhFTF9FTl9TSElGVCAgIDE0Cj4+ICsjZGVm aW5lIFNFTklORjFfQ1NJMl9DVExfQllURTJQSVhFTF9FTl9NQVNLICAgICgweDEgPDwgMTQpCj4+ ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9DVExfVlNfVFlQRV9TSElGVCAgICAgICAgIDE1Cj4+ICsj ZGVmaW5lIFNFTklORjFfQ1NJMl9DVExfVlNfVFlQRV9NQVNLICAgICAgICAgICgweDEgPDwgMTUp Cj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9DVExfRURfU0VMX1NISUZUICAgICAgICAgIDE2Cj4+ ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9DVExfRURfU0VMX01BU0sgICAgICAgICAgICgweDEgPDwg MTYpCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9DVExfRkxVU0hfTU9ERV9TSElGVCAgICAgIDE4 Cj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9DVExfRkxVU0hfTU9ERV9NQVNLICAgICAgICgweDMg PDwgMTgpCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9DVExfSFNfVFJBSUxfRU5fU0hJRlQgICAg IDI1Cj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9DVExfSFNfVFJBSUxfRU5fTUFTSyAgICAgICgw eDEgPDwgMjUpCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9DVExfQ0xPQ0tfSFNfT1BUSU9OX1NI SUZUIDI3Cj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9DVExfQ0xPQ0tfSFNfT1BUSU9OX01BU0sg ICgweDEgPDwgMjcpCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9DVExfVlNfT1VUX0NZQ0xFX05V TUJFUl9TSElGVCAyOAo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfQ1RMX1ZTX09VVF9DWUNMRV9O VU1CRVJfTUFTSyAoMHgzIDw8IDI4KQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfTE5SQ19USU1J TkcgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgwQTA0Cj4+ICsjZGVmaW5lIFNFTklO RjFfQ1NJMl9MTlJDX1RJTUlOR19DTE9DS19URVJNX1BBUkFNRVRFUl9TSElGVCAwCj4+ICsjZGVm aW5lIFNFTklORjFfQ1NJMl9MTlJDX1RJTUlOR19DTE9DS19URVJNX1BBUkFNRVRFUl9NQVNLICgw eGZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9MTlJDX1RJTUlOR19DTE9DS19TRVRU TEVfUEFSQU1FVEVSX1NISUZUIDgKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0xOUkNfVElNSU5H X0NMT0NLX1NFVFRMRV9QQVJBTUVURVJfTUFTSyAoMHhmZiA8PCA4KQo+PiArI2RlZmluZSBTRU5J TkYxX0NTSTJfTE5SRF9USU1JTkcgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgwQTA4 Cj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9MTlJEX1RJTUlOR19EQVRBX1RFUk1fUEFSQU1FVEVS X1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0xOUkRfVElNSU5HX0RBVEFfVEVSTV9Q QVJBTUVURVJfTUFTSyAoMHhmZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfTE5SRF9U SU1JTkdfREFUQV9TRVRUTEVfUEFSQU1FVEVSX1NISUZUIDgKPj4gKyNkZWZpbmUgU0VOSU5GMV9D U0kyX0xOUkRfVElNSU5HX0RBVEFfU0VUVExFX1BBUkFNRVRFUl9NQVNLICgweGZmIDw8IDgpCj4+ ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9EUENNICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAweDBBMEMKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0RQQ01fRFBDTV9NT0RFX1NI SUZUICAgICAgMAo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfRFBDTV9EUENNX01PREVfTUFTSyAg ICAgICAoMHhmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9EUENNX0RJXzMwX0RQQ01f RU5fU0hJRlQgIDcKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0RQQ01fRElfMzBfRFBDTV9FTl9N QVNLICAgKDB4MSA8PCA3KQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfRFBDTV9ESV8zMV9EUENN X0VOX1NISUZUICA4Cj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9EUENNX0RJXzMxX0RQQ01fRU5f TUFTSyAgICgweDEgPDwgOCkKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0RQQ01fRElfMzJfRFBD TV9FTl9TSElGVCAgOQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfRFBDTV9ESV8zMl9EUENNX0VO X01BU0sgICAoMHgxIDw8IDkpCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9EUENNX0RJXzMzX0RQ Q01fRU5fU0hJRlQgIDEwCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9EUENNX0RJXzMzX0RQQ01f RU5fTUFTSyAgICgweDEgPDwgMTApCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9EUENNX0RJXzM0 X0RQQ01fRU5fU0hJRlQgIDExCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9EUENNX0RJXzM0X0RQ Q01fRU5fTUFTSyAgICgweDEgPDwgMTEpCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9EUENNX0RJ XzM1X0RQQ01fRU5fU0hJRlQgIDEyCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9EUENNX0RJXzM1 X0RQQ01fRU5fTUFTSyAgICgweDEgPDwgMTIpCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9EUENN X0RJXzM2X0RQQ01fRU5fU0hJRlQgIDEzCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9EUENNX0RJ XzM2X0RQQ01fRU5fTUFTSyAgICgweDEgPDwgMTMpCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9E UENNX0RJXzM3X0RQQ01fRU5fU0hJRlQgIDE0Cj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9EUENN X0RJXzM3X0RQQ01fRU5fTUFTSyAgICgweDEgPDwgMTQpCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJ Ml9EUENNX0RJXzJBX0RQQ01fRU5fU0hJRlQgIDE1Cj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9E UENNX0RJXzJBX0RQQ01fRU5fTUFTSyAgICgweDEgPDwgMTUpCj4+ICsjZGVmaW5lIFNFTklORjFf Q1NJMl9JTlRfRU4gICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDBBMTAKPj4g KyNkZWZpbmUgU0VOSU5GMV9DU0kyX0lOVF9FTl9FUlJfRlJBTUVfU1lOQ19TSElGVCAwCj4+ICsj ZGVmaW5lIFNFTklORjFfQ1NJMl9JTlRfRU5fRVJSX0ZSQU1FX1NZTkNfTUFTSyAoMHgxIDw8IDAp Cj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9JTlRfRU5fRVJSX0lEX1NISUZUICAgICAgIDEKPj4g KyNkZWZpbmUgU0VOSU5GMV9DU0kyX0lOVF9FTl9FUlJfSURfTUFTSyAgICAgICAgKDB4MSA8PCAx KQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfSU5UX0VOX0VSUl9FQ0NfTk9fRVJST1JfU0hJRlQg Mgo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfSU5UX0VOX0VSUl9FQ0NfTk9fRVJST1JfTUFTSyAo MHgxIDw8IDIpCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9JTlRfRU5fRVJSX0VDQ19DT1JSRUNU RURfU0hJRlQgMwo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfSU5UX0VOX0VSUl9FQ0NfQ09SUkVD VEVEX01BU0sgKDB4MSA8PCAzKQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfSU5UX0VOX0VSUl9F Q0NfRE9VQkxFX1NISUZUIDQKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0lOVF9FTl9FUlJfRUND X0RPVUJMRV9NQVNLICgweDEgPDwgNCkKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0lOVF9FTl9F UlJfQ1JDX1NISUZUICAgICAgNQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfSU5UX0VOX0VSUl9D UkNfTUFTSyAgICAgICAoMHgxIDw8IDUpCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9JTlRfRU5f RVJSX0NSQ19OT19FUlJPUl9TSElGVCA2Cj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9JTlRfRU5f RVJSX0NSQ19OT19FUlJPUl9NQVNLICgweDEgPDwgNikKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0ky X0lOVF9FTl9FUlJfTVVMVElfTEFORV9TWU5DX1NISUZUIDcKPj4gKyNkZWZpbmUgU0VOSU5GMV9D U0kyX0lOVF9FTl9FUlJfTVVMVElfTEFORV9TWU5DX01BU0sgKDB4MSA8PCA3KQo+PiArI2RlZmlu ZSBTRU5JTkYxX0NTSTJfSU5UX0VOX0VSUl9TT1RfU1lOQ19IU19MTlJEMF9TSElGVCA4Cj4+ICsj ZGVmaW5lIFNFTklORjFfQ1NJMl9JTlRfRU5fRVJSX1NPVF9TWU5DX0hTX0xOUkQwX01BU0sgKDB4 MSA8PCA4KQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfSU5UX0VOX0VSUl9TT1RfU1lOQ19IU19M TlJEMV9TSElGVCA5Cj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9JTlRfRU5fRVJSX1NPVF9TWU5D X0hTX0xOUkQxX01BU0sgKDB4MSA8PCA5KQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfSU5UX0VO X0VSUl9TT1RfU1lOQ19IU19MTlJEMl9TSElGVCAxMAo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJf SU5UX0VOX0VSUl9TT1RfU1lOQ19IU19MTlJEMl9NQVNLICgweDEgPDwgMTApCj4+ICsjZGVmaW5l IFNFTklORjFfQ1NJMl9JTlRfRU5fRVJSX1NPVF9TWU5DX0hTX0xOUkQzX1NISUZUIDExCj4+ICsj ZGVmaW5lIFNFTklORjFfQ1NJMl9JTlRfRU5fRVJSX1NPVF9TWU5DX0hTX0xOUkQzX01BU0sgKDB4 MSA8PCAxMSkKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0lOVF9FTl9GU19TSElGVCAgICAgICAg ICAgMTIKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0lOVF9FTl9GU19NQVNLICAgICAgICAgICAg KDB4MSA8PCAxMikKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0lOVF9FTl9MU19TSElGVCAgICAg ICAgICAgMTMKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0lOVF9FTl9MU19NQVNLICAgICAgICAg ICAgKDB4MSA8PCAxMykKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0lOVF9FTl9HU19TSElGVCAg ICAgICAgICAgMTQKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0lOVF9FTl9HU19NQVNLICAgICAg ICAgICAgKDB4MSA8PCAxNCkKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0lOVF9FTl9GRV9TSElG VCAgICAgICAgICAgMTUKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0lOVF9FTl9GRV9NQVNLICAg ICAgICAgICAgKDB4MSA8PCAxNSkKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0lOVF9FTl9FUlJf RlJBTUVfU1lOQ19TMF9TSElGVCAxNgo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfSU5UX0VOX0VS Ul9GUkFNRV9TWU5DX1MwX01BU0sgKDB4MSA8PCAxNikKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0ky X0lOVF9FTl9FUlJfRlJBTUVfU1lOQ19TMV9TSElGVCAxNwo+PiArI2RlZmluZSBTRU5JTkYxX0NT STJfSU5UX0VOX0VSUl9GUkFNRV9TWU5DX1MxX01BU0sgKDB4MSA8PCAxNykKPj4gKyNkZWZpbmUg U0VOSU5GMV9DU0kyX0lOVF9FTl9FUlJfRlJBTUVfU1lOQ19TMl9TSElGVCAxOAo+PiArI2RlZmlu ZSBTRU5JTkYxX0NTSTJfSU5UX0VOX0VSUl9GUkFNRV9TWU5DX1MyX01BU0sgKDB4MSA8PCAxOCkK Pj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0lOVF9FTl9FUlJfRlJBTUVfU1lOQ19TM19TSElGVCAx OQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfSU5UX0VOX0VSUl9GUkFNRV9TWU5DX1MzX01BU0sg KDB4MSA8PCAxOSkKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0lOVF9FTl9FUlJfRlJBTUVfU1lO Q19TNF9TSElGVCAyMAo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfSU5UX0VOX0VSUl9GUkFNRV9T WU5DX1M0X01BU0sgKDB4MSA8PCAyMCkKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0lOVF9FTl9F UlJfRlJBTUVfU1lOQ19TNV9TSElGVCAyMQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfSU5UX0VO X0VSUl9GUkFNRV9TWU5DX1M1X01BU0sgKDB4MSA8PCAyMSkKPj4gKyNkZWZpbmUgU0VOSU5GMV9D U0kyX0lOVF9FTl9FUlJfTEFORV9SRVNZTkNfU0hJRlQgMjIKPj4gKyNkZWZpbmUgU0VOSU5GMV9D U0kyX0lOVF9FTl9FUlJfTEFORV9SRVNZTkNfTUFTSyAoMHgxIDw8IDIyKQo+PiArI2RlZmluZSBT RU5JTkYxX0NTSTJfSU5UX0VOX0VSUl9GUkFNRV9TWU5DX1M2X1NISUZUIDIzCj4+ICsjZGVmaW5l IFNFTklORjFfQ1NJMl9JTlRfRU5fRVJSX0ZSQU1FX1NZTkNfUzZfTUFTSyAoMHgxIDw8IDIzKQo+ PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfSU5UX0VOX0VSUl9GUkFNRV9TWU5DX1M3X1NISUZUIDI0 Cj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9JTlRfRU5fRVJSX0ZSQU1FX1NZTkNfUzdfTUFTSyAo MHgxIDw8IDI0KQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfSU5UX0VOX1RSSU8wX0VTQ0FQRV9D T0RFX0RFVEVDVF9TSElGVCAyNgo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfSU5UX0VOX1RSSU8w X0VTQ0FQRV9DT0RFX0RFVEVDVF9NQVNLICgweDEgPDwgMjYpCj4+ICsjZGVmaW5lIFNFTklORjFf Q1NJMl9JTlRfRU5fVFJJTzFfRVNDQVBFX0NPREVfREVURUNUX1NISUZUIDI3Cj4+ICsjZGVmaW5l IFNFTklORjFfQ1NJMl9JTlRfRU5fVFJJTzFfRVNDQVBFX0NPREVfREVURUNUX01BU0sgKDB4MSA8 PCAyNykKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0lOVF9FTl9UUklPMl9FU0NBUEVfQ09ERV9E RVRFQ1RfU0hJRlQgMjgKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0lOVF9FTl9UUklPMl9FU0NB UEVfQ09ERV9ERVRFQ1RfTUFTSyAoMHgxIDw8IDI4KQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJf SU5UX0VOX1RSSU8zX0VTQ0FQRV9DT0RFX0RFVEVDVF9TSElGVCAyOQo+PiArI2RlZmluZSBTRU5J TkYxX0NTSTJfSU5UX0VOX1RSSU8zX0VTQ0FQRV9DT0RFX0RFVEVDVF9NQVNLICgweDEgPDwgMjkp Cj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9JTlRfRU5fTUVSR0VfRklGT19BRl9TSElGVCAzMAo+ PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfSU5UX0VOX01FUkdFX0ZJRk9fQUZfTUFTSyAoMHgxIDw8 IDMwKQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfSU5UX0VOX0lOVF9XQ0xSX0VOX1NISUZUICAz MQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfSU5UX0VOX0lOVF9XQ0xSX0VOX01BU0sgICAoMHgx IDw8IDMxKQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfSU5UX1NUQVRVUyAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgMHgwQTE0Cj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9JTlRfU1RB VFVTX0VSUl9GUkFNRV9TWU5DX1NUQV9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9J TlRfU1RBVFVTX0VSUl9GUkFNRV9TWU5DX1NUQV9NQVNLICgweDEgPDwgMCkKPj4gKyNkZWZpbmUg U0VOSU5GMV9DU0kyX0lOVF9TVEFUVVNfRVJSX0lEX1NUQV9TSElGVCAxCj4+ICsjZGVmaW5lIFNF TklORjFfQ1NJMl9JTlRfU1RBVFVTX0VSUl9JRF9TVEFfTUFTSyAoMHgxIDw8IDEpCj4+ICsjZGVm aW5lIFNFTklORjFfQ1NJMl9JTlRfU1RBVFVTX0VSUl9FQ0NfTk9fRVJST1JfU1RBX1NISUZUIDIK Pj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0lOVF9TVEFUVVNfRVJSX0VDQ19OT19FUlJPUl9TVEFf TUFTSyAoMHgxIDw8IDIpCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9JTlRfU1RBVFVTX0VSUl9F Q0NfQ09SUkVDVEVEX1NUQV9TSElGVCAzCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9JTlRfU1RB VFVTX0VSUl9FQ0NfQ09SUkVDVEVEX1NUQV9NQVNLICgweDEgPDwgMykKPj4gKyNkZWZpbmUgU0VO SU5GMV9DU0kyX0lOVF9TVEFUVVNfRVJSX0VDQ19ET1VCTEVfU1RBX1NISUZUIDQKPj4gKyNkZWZp bmUgU0VOSU5GMV9DU0kyX0lOVF9TVEFUVVNfRVJSX0VDQ19ET1VCTEVfU1RBX01BU0sgKDB4MSA8 PCA0KQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfSU5UX1NUQVRVU19FUlJfQ1JDX1NUQV9TSElG VCA1Cj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9JTlRfU1RBVFVTX0VSUl9DUkNfU1RBX01BU0sg KDB4MSA8PCA1KQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfSU5UX1NUQVRVU19FUlJfTVVMVElf TEFORV9TWU5DX1NUQV9TSElGVCA3Cj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9JTlRfU1RBVFVT X0VSUl9NVUxUSV9MQU5FX1NZTkNfU1RBX01BU0sgKDB4MSA8PCA3KQo+PiArI2RlZmluZSBTRU5J TkYxX0NTSTJfSU5UX1NUQVRVU19FUlJfU09UX1NZTkNfSFNfTE5SRDBfU1RBX1NISUZUIDgKPj4g KyNkZWZpbmUgU0VOSU5GMV9DU0kyX0lOVF9TVEFUVVNfRVJSX1NPVF9TWU5DX0hTX0xOUkQwX1NU QV9NQVNLICgweDEgPDwgOCkKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0lOVF9TVEFUVVNfRVJS X1NPVF9TWU5DX0hTX0xOUkQxX1NUQV9TSElGVCA5Cj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9J TlRfU1RBVFVTX0VSUl9TT1RfU1lOQ19IU19MTlJEMV9TVEFfTUFTSyAoMHgxIDw8IDkpCj4+ICsj ZGVmaW5lIFNFTklORjFfQ1NJMl9JTlRfU1RBVFVTX0VSUl9TT1RfU1lOQ19IU19MTlJEMl9TVEFf U0hJRlQgMTAKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0lOVF9TVEFUVVNfRVJSX1NPVF9TWU5D X0hTX0xOUkQyX1NUQV9NQVNLICgweDEgPDwgMTApCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9J TlRfU1RBVFVTX0VSUl9TT1RfU1lOQ19IU19MTlJEM19TVEFfU0hJRlQgMTEKPj4gKyNkZWZpbmUg U0VOSU5GMV9DU0kyX0lOVF9TVEFUVVNfRVJSX1NPVF9TWU5DX0hTX0xOUkQzX1NUQV9NQVNLICgw eDEgPDwgMTEpCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9JTlRfU1RBVFVTX0ZTX1NUQV9TSElG VCAgIDEyCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9JTlRfU1RBVFVTX0ZTX1NUQV9NQVNLICAg ICgweDEgPDwgMTIpCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9JTlRfU1RBVFVTX0xTX1NUQV9T SElGVCAgIDEzCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9JTlRfU1RBVFVTX0xTX1NUQV9NQVNL ICAgICgweDEgPDwgMTMpCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9JTlRfU1RBVFVTX0dTX1NU QV9TSElGVCAgIDE0Cj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9JTlRfU1RBVFVTX0dTX1NUQV9N QVNLICAgICgweDEgPDwgMTQpCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9JTlRfU1RBVFVTX0ZF X1NUQV9TSElGVCAgIDE1Cj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9JTlRfU1RBVFVTX0ZFX1NU QV9NQVNLICAgICgweDEgPDwgMTUpCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9JTlRfU1RBVFVT X0VSUl9GUkFNRV9TWU5DX1MwX1NUQV9TSElGVCAxNgo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJf SU5UX1NUQVRVU19FUlJfRlJBTUVfU1lOQ19TMF9TVEFfTUFTSyAoMHgxIDw8IDE2KQo+PiArI2Rl ZmluZSBTRU5JTkYxX0NTSTJfSU5UX1NUQVRVU19FUlJfRlJBTUVfU1lOQ19TMV9TVEFfU0hJRlQg MTcKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0lOVF9TVEFUVVNfRVJSX0ZSQU1FX1NZTkNfUzFf U1RBX01BU0sgKDB4MSA8PCAxNykKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0lOVF9TVEFUVVNf RVJSX0ZSQU1FX1NZTkNfUzJfU1RBX1NISUZUIDE4Cj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9J TlRfU1RBVFVTX0VSUl9GUkFNRV9TWU5DX1MyX1NUQV9NQVNLICgweDEgPDwgMTgpCj4+ICsjZGVm aW5lIFNFTklORjFfQ1NJMl9JTlRfU1RBVFVTX0VSUl9GUkFNRV9TWU5DX1MzX1NUQV9TSElGVCAx OQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfSU5UX1NUQVRVU19FUlJfRlJBTUVfU1lOQ19TM19T VEFfTUFTSyAoMHgxIDw8IDE5KQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfSU5UX1NUQVRVU19F UlJfRlJBTUVfU1lOQ19TNF9TVEFfU0hJRlQgMjAKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0lO VF9TVEFUVVNfRVJSX0ZSQU1FX1NZTkNfUzRfU1RBX01BU0sgKDB4MSA8PCAyMCkKPj4gKyNkZWZp bmUgU0VOSU5GMV9DU0kyX0lOVF9TVEFUVVNfRVJSX0ZSQU1FX1NZTkNfUzVfU1RBX1NISUZUIDIx Cj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9JTlRfU1RBVFVTX0VSUl9GUkFNRV9TWU5DX1M1X1NU QV9NQVNLICgweDEgPDwgMjEpCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9JTlRfU1RBVFVTX0VS Ul9MQU5FX1JFU1lOQ19TVEFfU0hJRlQgMjIKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0lOVF9T VEFUVVNfRVJSX0xBTkVfUkVTWU5DX1NUQV9NQVNLICgweDEgPDwgMjIpCj4+ICsjZGVmaW5lIFNF TklORjFfQ1NJMl9JTlRfU1RBVFVTX0VSUl9GUkFNRV9TWU5DX1M2X1NUQV9TSElGVCAyMwo+PiAr I2RlZmluZSBTRU5JTkYxX0NTSTJfSU5UX1NUQVRVU19FUlJfRlJBTUVfU1lOQ19TNl9TVEFfTUFT SyAoMHgxIDw8IDIzKQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfSU5UX1NUQVRVU19FUlJfRlJB TUVfU1lOQ19TN19TVEFfU0hJRlQgMjQKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0lOVF9TVEFU VVNfRVJSX0ZSQU1FX1NZTkNfUzdfU1RBX01BU0sgKDB4MSA8PCAyNCkKPj4gKyNkZWZpbmUgU0VO SU5GMV9DU0kyX0lOVF9TVEFUVVNfVFJJTzBfRVNDQVBFX0NPREVfREVURUNUX1NUQV9TSElGVCAy Ngo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfSU5UX1NUQVRVU19UUklPMF9FU0NBUEVfQ09ERV9E RVRFQ1RfU1RBX01BU0sgKDB4MSA8PCAyNikKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0lOVF9T VEFUVVNfVFJJTzFfRVNDQVBFX0NPREVfREVURUNUX1NUQV9TSElGVCAyNwo+PiArI2RlZmluZSBT RU5JTkYxX0NTSTJfSU5UX1NUQVRVU19UUklPMV9FU0NBUEVfQ09ERV9ERVRFQ1RfU1RBX01BU0sg KDB4MSA8PCAyNykKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0lOVF9TVEFUVVNfVFJJTzJfRVND QVBFX0NPREVfREVURUNUX1NUQV9TSElGVCAyOAo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfSU5U X1NUQVRVU19UUklPMl9FU0NBUEVfQ09ERV9ERVRFQ1RfU1RBX01BU0sgKDB4MSA8PCAyOCkKPj4g KyNkZWZpbmUgU0VOSU5GMV9DU0kyX0lOVF9TVEFUVVNfVFJJTzNfRVNDQVBFX0NPREVfREVURUNU X1NUQV9TSElGVCAyOQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfSU5UX1NUQVRVU19UUklPM19F U0NBUEVfQ09ERV9ERVRFQ1RfU1RBX01BU0sgKDB4MSA8PCAyOSkKPj4gKyNkZWZpbmUgU0VOSU5G MV9DU0kyX0lOVF9TVEFUVVNfTUVSR0VfRklGT19BRl9TSElGVCAzMAo+PiArI2RlZmluZSBTRU5J TkYxX0NTSTJfSU5UX1NUQVRVU19NRVJHRV9GSUZPX0FGX01BU0sgKDB4MSA8PCAzMCkKPj4gKyNk ZWZpbmUgU0VOSU5GMV9DU0kyX0RHQl9TRUwgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgIDB4MEExOAo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfREdCX1NFTF9ERUJVR19TRUxfU0hJ RlQgICAwCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9ER0JfU0VMX0RFQlVHX1NFTF9NQVNLICAg ICgweGZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9ER0JfU0VMX0RFQlVHX0VOX1NI SUZUICAgIDMxCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9ER0JfU0VMX0RFQlVHX0VOX01BU0sg ICAgICgweDEgPDwgMzEpCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9EQkdfUE9SVCAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAweDBBMUMKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0ky X0RCR19QT1JUX0NUTF9EQkdfUE9SVF9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9E QkdfUE9SVF9DVExfREJHX1BPUlRfTUFTSyAoMHhmZmZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklO RjFfQ1NJMl9TUEFSRTAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDBBMjAK Pj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX1NQQVJFMF9TUEFSRTBfU0hJRlQgICAgICAgMAo+PiAr I2RlZmluZSBTRU5JTkYxX0NTSTJfU1BBUkUwX1NQQVJFMF9NQVNLICAgICAgICAoMHhmZmZmZmZm ZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfU1BBUkUxICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgMHgwQTI0Cj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9TUEFSRTFf U1BBUkUxX1NISUZUICAgICAgIDAKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX1NQQVJFMV9TUEFS RTFfTUFTSyAgICAgICAgKDB4ZmZmZmZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0ky X0xOUkNfRlNNICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MEEyOAo+PiArI2Rl ZmluZSBTRU5JTkYxX0NTSTJfTE5SQ19GU01fTE5SQ19SWF9GU01fU0hJRlQgMAo+PiArI2RlZmlu ZSBTRU5JTkYxX0NTSTJfTE5SQ19GU01fTE5SQ19SWF9GU01fTUFTSyAoMHgzZiA8PCAwKQo+PiAr I2RlZmluZSBTRU5JTkYxX0NTSTJfTE5SRF9GU00gICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgMHgwQTJDCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9MTlJEX0ZTTV9MTlJEMF9SWF9G U01fU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfTE5SRF9GU01fTE5SRDBfUlhfRlNN X01BU0sgKDB4N2YgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0xOUkRfRlNNX0xOUkQx X1JYX0ZTTV9TSElGVCA4Cj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9MTlJEX0ZTTV9MTlJEMV9S WF9GU01fTUFTSyAoMHg3ZiA8PCA4KQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfTE5SRF9GU01f TE5SRDJfUlhfRlNNX1NISUZUIDE2Cj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9MTlJEX0ZTTV9M TlJEMl9SWF9GU01fTUFTSyAoMHg3ZiA8PCAxNikKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0xO UkRfRlNNX0xOUkQzX1JYX0ZTTV9TSElGVCAyNAo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfTE5S RF9GU01fTE5SRDNfUlhfRlNNX01BU0sgKDB4N2YgPDwgMjQpCj4+ICsjZGVmaW5lIFNFTklORjFf Q1NJMl9GUkFNRV9MSU5FX05VTSAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDBBMzAKPj4g KyNkZWZpbmUgU0VOSU5GMV9DU0kyX0ZSQU1FX0xJTkVfTlVNX0ZSQU1FX05VTV9TSElGVCAwCj4+ ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9GUkFNRV9MSU5FX05VTV9GUkFNRV9OVU1fTUFTSyAoMHhm ZmZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9GUkFNRV9MSU5FX05VTV9MSU5FX05V TV9TSElGVCAxNgo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfRlJBTUVfTElORV9OVU1fTElORV9O VU1fTUFTSyAoMHhmZmZmIDw8IDE2KQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfR0VORVJJQ19T SE9SVCAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgwQTM0Cj4+ICsjZGVmaW5lIFNFTklO RjFfQ1NJMl9HRU5FUklDX1NIT1JUX0dFTkVSSUNfU0hPUlRfUEFDS0VUX0RUX1NISUZUIDAKPj4g KyNkZWZpbmUgU0VOSU5GMV9DU0kyX0dFTkVSSUNfU0hPUlRfR0VORVJJQ19TSE9SVF9QQUNLRVRf RFRfTUFTSyAoMHgzZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfR0VORVJJQ19TSE9S VF9HRU5FUklDX1NIT1JUX1BBQ0tFVF9EQVRBX1NISUZUIDE2Cj4+ICsjZGVmaW5lIFNFTklORjFf Q1NJMl9HRU5FUklDX1NIT1JUX0dFTkVSSUNfU0hPUlRfUEFDS0VUX0RBVEFfTUFTSyAoMHhmZmZm IDw8IDE2KQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfSFNSWF9EQkcgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgMHgwQTM4Cj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9IU1JYX0RC R19EQVRBX0xBTkUwX0hTUlhfRU5fU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfSFNS WF9EQkdfREFUQV9MQU5FMF9IU1JYX0VOX01BU0sgKDB4MSA8PCAwKQo+PiArI2RlZmluZSBTRU5J TkYxX0NTSTJfSFNSWF9EQkdfREFUQV9MQU5FMV9IU1JYX0VOX1NISUZUIDEKPj4gKyNkZWZpbmUg U0VOSU5GMV9DU0kyX0hTUlhfREJHX0RBVEFfTEFORTFfSFNSWF9FTl9NQVNLICgweDEgPDwgMSkK Pj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0hTUlhfREJHX0RBVEFfTEFORTJfSFNSWF9FTl9TSElG VCAyCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9IU1JYX0RCR19EQVRBX0xBTkUyX0hTUlhfRU5f TUFTSyAoMHgxIDw8IDIpCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9IU1JYX0RCR19EQVRBX0xB TkUzX0hTUlhfRU5fU0hJRlQgMwo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfSFNSWF9EQkdfREFU QV9MQU5FM19IU1JYX0VOX01BU0sgKDB4MSA8PCAzKQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJf SFNSWF9EQkdfQ0xPQ0tfTEFORV9IU1JYX0VOX1NISUZUIDQKPj4gKyNkZWZpbmUgU0VOSU5GMV9D U0kyX0hTUlhfREJHX0NMT0NLX0xBTkVfSFNSWF9FTl9NQVNLICgweDEgPDwgNCkKPj4gKyNkZWZp bmUgU0VOSU5GMV9DU0kyX0RJICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg IDB4MEEzQwo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfRElfVkMwX1NISUZUICAgICAgICAgICAg ICAwCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9ESV9WQzBfTUFTSyAgICAgICAgICAgICAgICgw eDMgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0RJX0RUMF9TSElGVCAgICAgICAgICAg ICAgMgo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfRElfRFQwX01BU0sgICAgICAgICAgICAgICAo MHgzZiA8PCAyKQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfRElfVkMxX1NISUZUICAgICAgICAg ICAgICA4Cj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9ESV9WQzFfTUFTSyAgICAgICAgICAgICAg ICgweDMgPDwgOCkKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0RJX0RUMV9TSElGVCAgICAgICAg ICAgICAgMTAKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0RJX0RUMV9NQVNLICAgICAgICAgICAg ICAgKDB4M2YgPDwgMTApCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9ESV9WQzJfU0hJRlQgICAg ICAgICAgICAgIDE2Cj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9ESV9WQzJfTUFTSyAgICAgICAg ICAgICAgICgweDMgPDwgMTYpCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9ESV9EVDJfU0hJRlQg ICAgICAgICAgICAgIDE4Cj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9ESV9EVDJfTUFTSyAgICAg ICAgICAgICAgICgweDNmIDw8IDE4KQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfRElfVkMzX1NI SUZUICAgICAgICAgICAgICAyNAo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfRElfVkMzX01BU0sg ICAgICAgICAgICAgICAoMHgzIDw8IDI0KQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfRElfRFQz X1NISUZUICAgICAgICAgICAgICAyNgo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfRElfRFQzX01B U0sgICAgICAgICAgICAgICAoMHgzZiA8PCAyNikKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0hT X1RSQUlMICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MEE0MAo+PiArI2RlZmlu ZSBTRU5JTkYxX0NTSTJfSFNfVFJBSUxfSFNfVFJBSUxfUEFSQU1FVEVSX1NISUZUIDAKPj4gKyNk ZWZpbmUgU0VOSU5GMV9DU0kyX0hTX1RSQUlMX0hTX1RSQUlMX1BBUkFNRVRFUl9NQVNLICgweGZm IDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9ESV9DVFJMICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAweDBBNDQKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0RJX0NUUkxf VkMwX0lOVEVSTEVBVklOR19TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9ESV9DVFJM X1ZDMF9JTlRFUkxFQVZJTkdfTUFTSyAoMHgxIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJ Ml9ESV9DVFJMX0RUMF9JTlRFUkxFQVZJTkdfU0hJRlQgMQo+PiArI2RlZmluZSBTRU5JTkYxX0NT STJfRElfQ1RSTF9EVDBfSU5URVJMRUFWSU5HX01BU0sgKDB4MyA8PCAxKQo+PiArI2RlZmluZSBT RU5JTkYxX0NTSTJfRElfQ1RSTF9WQzFfSU5URVJMRUFWSU5HX1NISUZUIDgKPj4gKyNkZWZpbmUg U0VOSU5GMV9DU0kyX0RJX0NUUkxfVkMxX0lOVEVSTEVBVklOR19NQVNLICgweDEgPDwgOCkKPj4g KyNkZWZpbmUgU0VOSU5GMV9DU0kyX0RJX0NUUkxfRFQxX0lOVEVSTEVBVklOR19TSElGVCA5Cj4+ ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9ESV9DVFJMX0RUMV9JTlRFUkxFQVZJTkdfTUFTSyAoMHgz IDw8IDkpCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9ESV9DVFJMX1ZDMl9JTlRFUkxFQVZJTkdf U0hJRlQgMTYKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0RJX0NUUkxfVkMyX0lOVEVSTEVBVklO R19NQVNLICgweDEgPDwgMTYpCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9ESV9DVFJMX0RUMl9J TlRFUkxFQVZJTkdfU0hJRlQgMTcKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0RJX0NUUkxfRFQy X0lOVEVSTEVBVklOR19NQVNLICgweDMgPDwgMTcpCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9E SV9DVFJMX1ZDM19JTlRFUkxFQVZJTkdfU0hJRlQgMjQKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0ky X0RJX0NUUkxfVkMzX0lOVEVSTEVBVklOR19NQVNLICgweDEgPDwgMjQpCj4+ICsjZGVmaW5lIFNF TklORjFfQ1NJMl9ESV9DVFJMX0RUM19JTlRFUkxFQVZJTkdfU0hJRlQgMjUKPj4gKyNkZWZpbmUg U0VOSU5GMV9DU0kyX0RJX0NUUkxfRFQzX0lOVEVSTEVBVklOR19NQVNLICgweDMgPDwgMjUpCj4+ ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9ERVRFQ1RfQ09OMSAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAweDBBNEMKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0RFVEVDVF9DT04xX0RFVEVD VF9TWU5DX0RJU0FCTEVfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfREVURUNUX0NP TjFfREVURUNUX1NZTkNfRElTQUJMRV9NQVNLICgweDEgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5G MV9DU0kyX0RFVEVDVF9DT04xX0RFVEVDVF9TWU5DX01BU0tfU0hJRlQgMQo+PiArI2RlZmluZSBT RU5JTkYxX0NTSTJfREVURUNUX0NPTjFfREVURUNUX1NZTkNfTUFTS19NQVNLICgweDdmIDw8IDEp Cj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9ERVRFQ1RfQ09OMV9TWU5DX1dPUkRfU0hJRlQgOAo+ PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfREVURUNUX0NPTjFfU1lOQ19XT1JEX01BU0sgKDB4MWZm ZmZmIDw8IDgpCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9ERVRFQ1RfQ09OMiAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAweDBBNTAKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0RFVEVD VF9DT04yX0RFVEVDVF9FU0NBUEVfRElTQUJMRV9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjFf Q1NJMl9ERVRFQ1RfQ09OMl9ERVRFQ1RfRVNDQVBFX0RJU0FCTEVfTUFTSyAoMHgxIDw8IDApCj4+ ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9ERVRFQ1RfQ09OMl9ERVRFQ1RfRVNDQVBFX01BU0tfU0hJ RlQgMQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfREVURUNUX0NPTjJfREVURUNUX0VTQ0FQRV9N QVNLX01BU0sgKDB4N2YgPDwgMSkKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0RFVEVDVF9DT04y X0VTQ0FQRV9XT1JEX1NISUZUIDgKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0RFVEVDVF9DT04y X0VTQ0FQRV9XT1JEX01BU0sgKDB4MWZmZmZmIDw8IDgpCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJ Ml9ERVRFQ1RfQ09OMyAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDBBNTQKPj4gKyNk ZWZpbmUgU0VOSU5GMV9DU0kyX0RFVEVDVF9DT04zX0RFVEVDVF9QT1NUX0RJU0FCTEVfU0hJRlQg MAo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfREVURUNUX0NPTjNfREVURUNUX1BPU1RfRElTQUJM RV9NQVNLICgweDEgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0RFVEVDVF9DT04zX0RF VEVDVF9QT1NUX01BU0tfU0hJRlQgMQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfREVURUNUX0NP TjNfREVURUNUX1BPU1RfTUFTS19NQVNLICgweDdmIDw8IDEpCj4+ICsjZGVmaW5lIFNFTklORjFf Q1NJMl9ERVRFQ1RfQ09OM19QT1NUX1dPUkRfU0hJRlQgOAo+PiArI2RlZmluZSBTRU5JTkYxX0NT STJfREVURUNUX0NPTjNfUE9TVF9XT1JEX01BU0sgKDB4MWZmZmZmIDw8IDgpCj4+ICsjZGVmaW5l IFNFTklORjFfQ1NJMl9STFIwX0NPTjAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAw eDBBNTgKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX1JMUjBfQ09OMF9STFIwX1BSQlNfUEFUVEVS Tl9TRUxfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfUkxSMF9DT04wX1JMUjBfUFJC U19QQVRURVJOX1NFTF9NQVNLICgweGZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9S TFIwX0NPTjBfUkxSMF9QUkJTX1NFRURfMF9TSElGVCA4Cj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJ Ml9STFIwX0NPTjBfUkxSMF9QUkJTX1NFRURfMF9NQVNLICgweGZmIDw8IDgpCj4+ICsjZGVmaW5l IFNFTklORjFfQ1NJMl9STFIwX0NPTjBfUkxSMF9QUkJTX1NFRURfMV9TSElGVCAxNgo+PiArI2Rl ZmluZSBTRU5JTkYxX0NTSTJfUkxSMF9DT04wX1JMUjBfUFJCU19TRUVEXzFfTUFTSyAoMHhmZiA8 PCAxNikKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX1JMUjBfQ09OMF9STFIwX1BSQlNfU0VFRF8y X1NISUZUIDI0Cj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9STFIwX0NPTjBfUkxSMF9QUkJTX1NF RURfMl9NQVNLICgweGZmIDw8IDI0KQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfUkxSMV9DT04w ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgwQTVDCj4+ICsjZGVmaW5lIFNFTklO RjFfQ1NJMl9STFIxX0NPTjBfUkxSMV9QUkJTX1BBVFRFUk5fU0VMX1NISUZUIDAKPj4gKyNkZWZp bmUgU0VOSU5GMV9DU0kyX1JMUjFfQ09OMF9STFIxX1BSQlNfUEFUVEVSTl9TRUxfTUFTSyAoMHhm ZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfUkxSMV9DT04wX1JMUjFfUFJCU19TRUVE XzBfU0hJRlQgOAo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfUkxSMV9DT04wX1JMUjFfUFJCU19T RUVEXzBfTUFTSyAoMHhmZiA8PCA4KQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfUkxSMV9DT04w X1JMUjFfUFJCU19TRUVEXzFfU0hJRlQgMTYKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX1JMUjFf Q09OMF9STFIxX1BSQlNfU0VFRF8xX01BU0sgKDB4ZmYgPDwgMTYpCj4+ICsjZGVmaW5lIFNFTklO RjFfQ1NJMl9STFIxX0NPTjBfUkxSMV9QUkJTX1NFRURfMl9TSElGVCAyNAo+PiArI2RlZmluZSBT RU5JTkYxX0NTSTJfUkxSMV9DT04wX1JMUjFfUFJCU19TRUVEXzJfTUFTSyAoMHhmZiA8PCAyNCkK Pj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX1JMUjJfQ09OMCAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgIDB4MEE2MAo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfUkxSMl9DT04wX1JMUjJf UFJCU19QQVRURVJOX1NFTF9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9STFIyX0NP TjBfUkxSMl9QUkJTX1BBVFRFUk5fU0VMX01BU0sgKDB4ZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VO SU5GMV9DU0kyX1JMUjJfQ09OMF9STFIyX1BSQlNfU0VFRF8wX1NISUZUIDgKPj4gKyNkZWZpbmUg U0VOSU5GMV9DU0kyX1JMUjJfQ09OMF9STFIyX1BSQlNfU0VFRF8wX01BU0sgKDB4ZmYgPDwgOCkK Pj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX1JMUjJfQ09OMF9STFIyX1BSQlNfU0VFRF8xX1NISUZU IDE2Cj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9STFIyX0NPTjBfUkxSMl9QUkJTX1NFRURfMV9N QVNLICgweGZmIDw8IDE2KQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfUkxSMl9DT04wX1JMUjJf UFJCU19TRUVEXzJfU0hJRlQgMjQKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX1JMUjJfQ09OMF9S TFIyX1BSQlNfU0VFRF8yX01BU0sgKDB4ZmYgPDwgMjQpCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJ Ml9STFJfQ09OMCAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDBBNjQKPj4gKyNk ZWZpbmUgU0VOSU5GMV9DU0kyX1JMUl9DT04wX1JMUk5fUFJCU19QQVRURVJOX1NFTF9TSElGVCAw Cj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9STFJfQ09OMF9STFJOX1BSQlNfUEFUVEVSTl9TRUxf TUFTSyAoMHhmZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfUkxSX0NPTjBfUkxSTl9Q UkJTX1NFRURfMF9TSElGVCA4Cj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9STFJfQ09OMF9STFJO X1BSQlNfU0VFRF8wX01BU0sgKDB4ZmYgPDwgOCkKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX1JM Ul9DT04wX1JMUk5fUFJCU19TRUVEXzFfU0hJRlQgMTYKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0ky X1JMUl9DT04wX1JMUk5fUFJCU19TRUVEXzFfTUFTSyAoMHhmZiA8PCAxNikKPj4gKyNkZWZpbmUg U0VOSU5GMV9DU0kyX1JMUl9DT04wX1JMUk5fUFJCU19TRUVEXzJfU0hJRlQgMjQKPj4gKyNkZWZp bmUgU0VOSU5GMV9DU0kyX1JMUl9DT04wX1JMUk5fUFJCU19TRUVEXzJfTUFTSyAoMHhmZiA8PCAy NCkKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX01VWF9DT04gICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgIDB4MEE2OAo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfTVVYX0NPTl9EUEhZ X1JYX0VYVEVSTkFMX0VOX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX01VWF9DT05f RFBIWV9SWF9FWFRFUk5BTF9FTl9NQVNLICgweDEgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GMV9D U0kyX01VWF9DT05fQ1BIWV9UWF9FWFRFUk5BTF9FTl9TSElGVCAxCj4+ICsjZGVmaW5lIFNFTklO RjFfQ1NJMl9NVVhfQ09OX0NQSFlfVFhfRVhURVJOQUxfRU5fTUFTSyAoMHgxIDw8IDEpCj4+ICsj ZGVmaW5lIFNFTklORjFfQ1NJMl9NVVhfQ09OX0NQSFlfUlhfRVhURVJOQUxfRU5fU0hJRlQgMgo+ PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfTVVYX0NPTl9DUEhZX1JYX0VYVEVSTkFMX0VOX01BU0sg KDB4MSA8PCAyKQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfTVVYX0NPTl9STFJfUEFUVEVSTl9E RUxBWV9FTl9TSElGVCAzCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9NVVhfQ09OX1JMUl9QQVRU RVJOX0RFTEFZX0VOX01BU0sgKDB4MSA8PCAzKQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfTVVY X0NPTl9QT1NUX1BBQ0tFVF9JR05PUkVfRU5fU0hJRlQgNAo+PiArI2RlZmluZSBTRU5JTkYxX0NT STJfTVVYX0NPTl9QT1NUX1BBQ0tFVF9JR05PUkVfRU5fTUFTSyAoMHgxIDw8IDQpCj4+ICsjZGVm aW5lIFNFTklORjFfQ1NJMl9ERVRFQ1RfREJHMCAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAweDBBNkMKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0RFVEVDVF9EQkcwX0RFVEVDVF9TWU5D X0xBTkUwX1NUX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0RFVEVDVF9EQkcwX0RF VEVDVF9TWU5DX0xBTkUwX1NUX01BU0sgKDB4MSA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkYxX0NT STJfREVURUNUX0RCRzBfREVURUNUX0VTQ0FQRV9MQU5FMF9TVF9TSElGVCAxCj4+ICsjZGVmaW5l IFNFTklORjFfQ1NJMl9ERVRFQ1RfREJHMF9ERVRFQ1RfRVNDQVBFX0xBTkUwX1NUX01BU0sgKDB4 MSA8PCAxKQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfREVURUNUX0RCRzBfREVURUNUX1BPU1Rf TEFORTBfU1RfU0hJRlQgMgo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfREVURUNUX0RCRzBfREVU RUNUX1BPU1RfTEFORTBfU1RfTUFTSyAoMHgxIDw8IDIpCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJ Ml9ERVRFQ1RfREJHMF9QT1NJVElPTl9TWU5DX0xBTkUwX1NUX1NISUZUIDMKPj4gKyNkZWZpbmUg U0VOSU5GMV9DU0kyX0RFVEVDVF9EQkcwX1BPU0lUSU9OX1NZTkNfTEFORTBfU1RfTUFTSyAoMHhm IDw8IDMpCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9ERVRFQ1RfREJHMF9QT1NJVElPTl9FU0NB UEVfTEFORTBfU1RfU0hJRlQgNwo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfREVURUNUX0RCRzBf UE9TSVRJT05fRVNDQVBFX0xBTkUwX1NUX01BU0sgKDB4ZiA8PCA3KQo+PiArI2RlZmluZSBTRU5J TkYxX0NTSTJfREVURUNUX0RCRzBfREVURUNUX1NZTkNfTEFORTFfU1RfU0hJRlQgMTIKPj4gKyNk ZWZpbmUgU0VOSU5GMV9DU0kyX0RFVEVDVF9EQkcwX0RFVEVDVF9TWU5DX0xBTkUxX1NUX01BU0sg KDB4MSA8PCAxMikKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0RFVEVDVF9EQkcwX0RFVEVDVF9F U0NBUEVfTEFORTFfU1RfU0hJRlQgMTMKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0RFVEVDVF9E QkcwX0RFVEVDVF9FU0NBUEVfTEFORTFfU1RfTUFTSyAoMHgxIDw8IDEzKQo+PiArI2RlZmluZSBT RU5JTkYxX0NTSTJfREVURUNUX0RCRzBfREVURUNUX1BPU1RfTEFORTFfU1RfU0hJRlQgMTQKPj4g KyNkZWZpbmUgU0VOSU5GMV9DU0kyX0RFVEVDVF9EQkcwX0RFVEVDVF9QT1NUX0xBTkUxX1NUX01B U0sgKDB4MSA8PCAxNCkKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0RFVEVDVF9EQkcwX1BPU0lU SU9OX1NZTkNfTEFORTFfU1RfU0hJRlQgMTUKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0RFVEVD VF9EQkcwX1BPU0lUSU9OX1NZTkNfTEFORTFfU1RfTUFTSyAoMHhmIDw8IDE1KQo+PiArI2RlZmlu ZSBTRU5JTkYxX0NTSTJfREVURUNUX0RCRzBfUE9TSVRJT05fRVNDQVBFX0xBTkUxX1NUX1NISUZU IDE5Cj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9ERVRFQ1RfREJHMF9QT1NJVElPTl9FU0NBUEVf TEFORTFfU1RfTUFTSyAoMHhmIDw8IDE5KQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfREVURUNU X0RCRzBfREVURUNUX1NZTkNfTEFORTJfU1RfU0hJRlQgMjQKPj4gKyNkZWZpbmUgU0VOSU5GMV9D U0kyX0RFVEVDVF9EQkcwX0RFVEVDVF9TWU5DX0xBTkUyX1NUX01BU0sgKDB4MSA8PCAyNCkKPj4g KyNkZWZpbmUgU0VOSU5GMV9DU0kyX0RFVEVDVF9EQkcwX0RFVEVDVF9FU0NBUEVfTEFORTJfU1Rf U0hJRlQgMjUKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0RFVEVDVF9EQkcwX0RFVEVDVF9FU0NB UEVfTEFORTJfU1RfTUFTSyAoMHgxIDw8IDI1KQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfREVU RUNUX0RCRzBfREVURUNUX1BPU1RfTEFORTJfU1RfU0hJRlQgMjYKPj4gKyNkZWZpbmUgU0VOSU5G MV9DU0kyX0RFVEVDVF9EQkcwX0RFVEVDVF9QT1NUX0xBTkUyX1NUX01BU0sgKDB4MSA8PCAyNikK Pj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0RFVEVDVF9EQkcwX1BPU0lUSU9OX1NZTkNfTEFORTJf U1RfU0hJRlQgMjcKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0RFVEVDVF9EQkcwX1BPU0lUSU9O X1NZTkNfTEFORTJfU1RfTUFTSyAoMHhmIDw8IDI3KQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJf REVURUNUX0RCRzEgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgwQTcwCj4+ICsjZGVm aW5lIFNFTklORjFfQ1NJMl9ERVRFQ1RfREJHMV9QT1NJVElPTl9FU0NBUEVfTEFORTJfU1RfU0hJ RlQgMAo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfREVURUNUX0RCRzFfUE9TSVRJT05fRVNDQVBF X0xBTkUyX1NUX01BU0sgKDB4ZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfUkVTWU5D X01FUkdFX0NUTCAgICAgICAgICAgICAgICAgICAgICAgICAgMHgwQTc0Cj4+ICsjZGVmaW5lIFNF TklORjFfQ1NJMl9SRVNZTkNfTUVSR0VfQ1RMX0NQSFlfTEFORV9SRVNZTkNfQ05UX1NISUZUIDAK Pj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX1JFU1lOQ19NRVJHRV9DVExfQ1BIWV9MQU5FX1JFU1lO Q19DTlRfTUFTSyAoMHg3IDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9SRVNZTkNfTUVS R0VfQ1RMX0xBTkVfUkVTWU5DX0ZMVVNIX0VOX1NISUZUIDgKPj4gKyNkZWZpbmUgU0VOSU5GMV9D U0kyX1JFU1lOQ19NRVJHRV9DVExfTEFORV9SRVNZTkNfRkxVU0hfRU5fTUFTSyAoMHgxIDw8IDgp Cj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9SRVNZTkNfTUVSR0VfQ1RMX0xBTkVfUkVTWU5DX0RB VEFPVVRfT1BUSU9OX1NISUZUIDkKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX1JFU1lOQ19NRVJH RV9DVExfTEFORV9SRVNZTkNfREFUQU9VVF9PUFRJT05fTUFTSyAoMHgxIDw8IDkpCj4+ICsjZGVm aW5lIFNFTklORjFfQ1NJMl9SRVNZTkNfTUVSR0VfQ1RMX0JZUEFTU19MQU5FX1JFU1lOQ19TSElG VCAxMAo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfUkVTWU5DX01FUkdFX0NUTF9CWVBBU1NfTEFO RV9SRVNZTkNfTUFTSyAoMHgxIDw8IDEwKQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfUkVTWU5D X01FUkdFX0NUTF9DRFBIWV9TRUxfU0hJRlQgMTEKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX1JF U1lOQ19NRVJHRV9DVExfQ0RQSFlfU0VMX01BU0sgKDB4MSA8PCAxMSkKPj4gKyNkZWZpbmUgU0VO SU5GMV9DU0kyX0NUUkxfVFJJT19NVVggICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MEE3 OAo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfQ1RSTF9UUklPX01VWF9UUklPMF9NVVhfU0hJRlQg MAo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfQ1RSTF9UUklPX01VWF9UUklPMF9NVVhfTUFTSyAo MHg3IDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9DVFJMX1RSSU9fTVVYX1RSSU8xX01V WF9TSElGVCAzCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9DVFJMX1RSSU9fTVVYX1RSSU8xX01V WF9NQVNLICgweDcgPDwgMykKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0NUUkxfVFJJT19NVVhf VFJJTzJfTVVYX1NISUZUIDYKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0NUUkxfVFJJT19NVVhf VFJJTzJfTVVYX01BU0sgKDB4NyA8PCA2KQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfQ1RSTF9U UklPX01VWF9UUklPM19NVVhfU0hJRlQgOQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfQ1RSTF9U UklPX01VWF9UUklPM19NVVhfTUFTSyAoMHg3IDw8IDkpCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJ Ml9DVFJMX1RSSU9fQ09OICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDBBN0MKPj4gKyNk ZWZpbmUgU0VOSU5GMV9DU0kyX0NUUkxfVFJJT19DT05fVFJJTzBfTFBSWF9FTl9TSElGVCAwCj4+ ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9DVFJMX1RSSU9fQ09OX1RSSU8wX0xQUlhfRU5fTUFTSyAo MHgxIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9DVFJMX1RSSU9fQ09OX1RSSU8wX0hT UlhfRU5fU0hJRlQgMQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfQ1RSTF9UUklPX0NPTl9UUklP MF9IU1JYX0VOX01BU0sgKDB4MSA8PCAxKQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfQ1RSTF9U UklPX0NPTl9UUklPMV9MUFJYX0VOX1NISUZUIDIKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0NU UkxfVFJJT19DT05fVFJJTzFfTFBSWF9FTl9NQVNLICgweDEgPDwgMikKPj4gKyNkZWZpbmUgU0VO SU5GMV9DU0kyX0NUUkxfVFJJT19DT05fVFJJTzFfSFNSWF9FTl9TSElGVCAzCj4+ICsjZGVmaW5l IFNFTklORjFfQ1NJMl9DVFJMX1RSSU9fQ09OX1RSSU8xX0hTUlhfRU5fTUFTSyAoMHgxIDw8IDMp Cj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9DVFJMX1RSSU9fQ09OX1RSSU8yX0xQUlhfRU5fU0hJ RlQgNAo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfQ1RSTF9UUklPX0NPTl9UUklPMl9MUFJYX0VO X01BU0sgKDB4MSA8PCA0KQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfQ1RSTF9UUklPX0NPTl9U UklPMl9IU1JYX0VOX1NISUZUIDUKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0NUUkxfVFJJT19D T05fVFJJTzJfSFNSWF9FTl9NQVNLICgweDEgPDwgNSkKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0ky X0NUUkxfVFJJT19DT05fVFJJTzNfTFBSWF9FTl9TSElGVCA2Cj4+ICsjZGVmaW5lIFNFTklORjFf Q1NJMl9DVFJMX1RSSU9fQ09OX1RSSU8zX0xQUlhfRU5fTUFTSyAoMHgxIDw8IDYpCj4+ICsjZGVm aW5lIFNFTklORjFfQ1NJMl9DVFJMX1RSSU9fQ09OX1RSSU8zX0hTUlhfRU5fU0hJRlQgNwo+PiAr I2RlZmluZSBTRU5JTkYxX0NTSTJfQ1RSTF9UUklPX0NPTl9UUklPM19IU1JYX0VOX01BU0sgKDB4 MSA8PCA3KQo+PiArI2RlZmluZSBTRU5JTkYxX0ZJWF9BRERSX0NQSFkwX0RCRyAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgMHgwQTgwCj4+ICsjZGVmaW5lIFNFTklORjFfRklYX0FERFJfQ1BI WTBfREJHX0VSUk9SX0NPVU5UX0NQSFkwX1NISUZUIDE2Cj4+ICsjZGVmaW5lIFNFTklORjFfRklY X0FERFJfQ1BIWTBfREJHX0VSUk9SX0NPVU5UX0NQSFkwX01BU0sgKDB4ZmYgPDwgMTYpCj4+ICsj ZGVmaW5lIFNFTklORjFfRklYX0FERFJfQ1BIWTBfREJHX1dPUkRfQ09VTlRfT1ZFUl9GTE9BVF9D UEhZMF9TSElGVCAyNAo+PiArI2RlZmluZSBTRU5JTkYxX0ZJWF9BRERSX0NQSFkwX0RCR19XT1JE X0NPVU5UX09WRVJfRkxPQVRfQ1BIWTBfTUFTSyAoMHgxIDw8IDI0KQo+PiArI2RlZmluZSBTRU5J TkYxX0ZJWF9BRERSX0NQSFkxX0RCRyAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgwQTg0 Cj4+ICsjZGVmaW5lIFNFTklORjFfRklYX0FERFJfQ1BIWTFfREJHX0VSUk9SX0NPVU5UX0NQSFkx X1NISUZUIDE2Cj4+ICsjZGVmaW5lIFNFTklORjFfRklYX0FERFJfQ1BIWTFfREJHX0VSUk9SX0NP VU5UX0NQSFkxX01BU0sgKDB4ZmYgPDwgMTYpCj4+ICsjZGVmaW5lIFNFTklORjFfRklYX0FERFJf Q1BIWTFfREJHX1dPUkRfQ09VTlRfT1ZFUl9GTE9BVF9DUEhZMV9TSElGVCAyNAo+PiArI2RlZmlu ZSBTRU5JTkYxX0ZJWF9BRERSX0NQSFkxX0RCR19XT1JEX0NPVU5UX09WRVJfRkxPQVRfQ1BIWTFf TUFTSyAoMHgxIDw8IDI0KQo+PiArI2RlZmluZSBTRU5JTkYxX0ZJWF9BRERSX0NQSFkyX0RCRyAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgwQTg4Cj4+ICsjZGVmaW5lIFNFTklORjFfRklY X0FERFJfQ1BIWTJfREJHX0VSUk9SX0NPVU5UX0NQSFkyX1NISUZUIDE2Cj4+ICsjZGVmaW5lIFNF TklORjFfRklYX0FERFJfQ1BIWTJfREJHX0VSUk9SX0NPVU5UX0NQSFkyX01BU0sgKDB4ZmYgPDwg MTYpCj4+ICsjZGVmaW5lIFNFTklORjFfRklYX0FERFJfQ1BIWTJfREJHX1dPUkRfQ09VTlRfT1ZF Ul9GTE9BVF9DUEhZMl9TSElGVCAyNAo+PiArI2RlZmluZSBTRU5JTkYxX0ZJWF9BRERSX0NQSFky X0RCR19XT1JEX0NPVU5UX09WRVJfRkxPQVRfQ1BIWTJfTUFTSyAoMHgxIDw8IDI0KQo+PiArI2Rl ZmluZSBTRU5JTkYxX0ZJWF9BRERSX0RCRyAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgMHgwQThDCj4+ICsjZGVmaW5lIFNFTklORjFfRklYX0FERFJfREJHX0VSUk9SX0NPVU5UX1NI SUZUIDE2Cj4+ICsjZGVmaW5lIFNFTklORjFfRklYX0FERFJfREJHX0VSUk9SX0NPVU5UX01BU0sg ICgweGZmIDw8IDE2KQo+PiArI2RlZmluZSBTRU5JTkYxX0ZJWF9BRERSX0RCR19XT1JEX0NPVU5U X09WRVJfRkxPQVRfU0hJRlQgMjQKPj4gKyNkZWZpbmUgU0VOSU5GMV9GSVhfQUREUl9EQkdfV09S RF9DT1VOVF9PVkVSX0ZMT0FUX01BU0sgKDB4MSA8PCAyNCkKPj4gKyNkZWZpbmUgU0VOSU5GMV9X SVJFX1NUQVRFX0RFQ09ERV9DUEhZMF9EQkcwICAgICAgICAgICAgICAgICAgIDB4MEE5MAo+PiAr I2RlZmluZSBTRU5JTkYxX1dJUkVfU1RBVEVfREVDT0RFX0NQSFkwX0RCRzBfU1lNQk9MX1NUUkVB TTBfQ1BIWTBfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkYxX1dJUkVfU1RBVEVfREVDT0RFX0NQ SFkwX0RCRzBfU1lNQk9MX1NUUkVBTTBfQ1BIWTBfTUFTSyBcCj4+ICsoMHhmZmZmZmZmZiA8PCAw KQo+PiArI2RlZmluZSBTRU5JTkYxX1dJUkVfU1RBVEVfREVDT0RFX0NQSFkwX0RCRzEgICAgICAg ICAgICAgICAgICAgMHgwQTk0Cj4+ICsjZGVmaW5lIFNFTklORjFfV0lSRV9TVEFURV9ERUNPREVf Q1BIWTBfREJHMV9TWU1CT0xfU1RSRUFNMV9DUEhZMF9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklO RjFfV0lSRV9TVEFURV9ERUNPREVfQ1BIWTBfREJHMV9TWU1CT0xfU1RSRUFNMV9DUEhZMF9NQVNL IFwKPj4gKygweDNmZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkYxX1dJUkVfU1RBVEVfREVDT0RF X0NQSFkwX0RCRzFfU1lNQk9MX1NUUkVBTV9WQUxJRF9DUEhZMF9TSElGVCAxMAo+PiArI2RlZmlu ZSBTRU5JTkYxX1dJUkVfU1RBVEVfREVDT0RFX0NQSFkwX0RCRzFfU1lNQk9MX1NUUkVBTV9WQUxJ RF9DUEhZMF9NQVNLIFwKPj4gKygweDEgPDwgMTApCj4+ICsjZGVmaW5lIFNFTklORjFfV0lSRV9T VEFURV9ERUNPREVfQ1BIWTFfREJHMCAgICAgICAgICAgICAgICAgICAweDBBOTgKPj4gKyNkZWZp bmUgU0VOSU5GMV9XSVJFX1NUQVRFX0RFQ09ERV9DUEhZMV9EQkcwX1NZTUJPTF9TVFJFQU0wX0NQ SFkxX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GMV9XSVJFX1NUQVRFX0RFQ09ERV9DUEhZMV9E QkcwX1NZTUJPTF9TVFJFQU0wX0NQSFkxX01BU0sgXAo+PiArKDB4ZmZmZmZmZmYgPDwgMCkKPj4g KyNkZWZpbmUgU0VOSU5GMV9XSVJFX1NUQVRFX0RFQ09ERV9DUEhZMV9EQkcxICAgICAgICAgICAg ICAgICAgIDB4MEE5Qwo+PiArI2RlZmluZSBTRU5JTkYxX1dJUkVfU1RBVEVfREVDT0RFX0NQSFkx X0RCRzFfU1lNQk9MX1NUUkVBTTFfQ1BIWTFfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkYxX1dJ UkVfU1RBVEVfREVDT0RFX0NQSFkxX0RCRzFfU1lNQk9MX1NUUkVBTTFfQ1BIWTFfTUFTSyBcCj4+ ICsoMHgzZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GMV9XSVJFX1NUQVRFX0RFQ09ERV9DUEhZ MV9EQkcxX1NZTUJPTF9TVFJFQU1fVkFMSURfQ1BIWTFfU0hJRlQgMTAKPj4gKyNkZWZpbmUgU0VO SU5GMV9XSVJFX1NUQVRFX0RFQ09ERV9DUEhZMV9EQkcxX1NZTUJPTF9TVFJFQU1fVkFMSURfQ1BI WTFfTUFTSyBcCj4+ICsoMHgxIDw8IDEwKQo+PiArI2RlZmluZSBTRU5JTkYxX1dJUkVfU1RBVEVf REVDT0RFX0NQSFkyX0RCRzAgICAgICAgICAgICAgICAgICAgMHgwQUEwCj4+ICsjZGVmaW5lIFNF TklORjFfV0lSRV9TVEFURV9ERUNPREVfQ1BIWTJfREJHMF9TWU1CT0xfU1RSRUFNMF9DUEhZMl9T SElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjFfV0lSRV9TVEFURV9ERUNPREVfQ1BIWTJfREJHMF9T WU1CT0xfU1RSRUFNMF9DUEhZMl9NQVNLIFwKPj4gKygweGZmZmZmZmZmIDw8IDApCj4+ICsjZGVm aW5lIFNFTklORjFfV0lSRV9TVEFURV9ERUNPREVfQ1BIWTJfREJHMSAgICAgICAgICAgICAgICAg ICAweDBBQTQKPj4gKyNkZWZpbmUgU0VOSU5GMV9XSVJFX1NUQVRFX0RFQ09ERV9DUEhZMl9EQkcx X1NZTUJPTF9TVFJFQU0xX0NQSFkyX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GMV9XSVJFX1NU QVRFX0RFQ09ERV9DUEhZMl9EQkcxX1NZTUJPTF9TVFJFQU0xX0NQSFkyX01BU0sgXAo+PiArKDB4 M2ZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjFfV0lSRV9TVEFURV9ERUNPREVfQ1BIWTJfREJH MV9TWU1CT0xfU1RSRUFNX1ZBTElEX0NQSFkyX1NISUZUIDEwCj4+ICsjZGVmaW5lIFNFTklORjFf V0lSRV9TVEFURV9ERUNPREVfQ1BIWTJfREJHMV9TWU1CT0xfU1RSRUFNX1ZBTElEX0NQSFkyX01B U0sgXAo+PiArKDB4MSA8PCAxMCkKPj4gKyNkZWZpbmUgU0VOSU5GMV9TWU5DX1JFU1lOQ19DVEwg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MEFBOAo+PiArI2RlZmluZSBTRU5JTkYx X1NZTkNfUkVTWU5DX0NUTF9TWU5DX0RFVEVDVElPTl9TRUxfU0hJRlQgMAo+PiArI2RlZmluZSBT RU5JTkYxX1NZTkNfUkVTWU5DX0NUTF9TWU5DX0RFVEVDVElPTl9TRUxfTUFTSyAoMHg3IDw8IDAp Cj4+ICsjZGVmaW5lIFNFTklORjFfU1lOQ19SRVNZTkNfQ1RMX0ZMVVNIX1ZBTElEX1NISUZUIDMK Pj4gKyNkZWZpbmUgU0VOSU5GMV9TWU5DX1JFU1lOQ19DVExfRkxVU0hfVkFMSURfTUFTSyAoMHgx IDw8IDMpCj4+ICsjZGVmaW5lIFNFTklORjFfUE9TVF9ERVRFQ1RfQ1RMICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAweDBBQUMKPj4gKyNkZWZpbmUgU0VOSU5GMV9QT1NUX0RFVEVDVF9D VExfUE9TVF9ERVRFQ1RfRElTQUJMRV9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjFfUE9TVF9E RVRFQ1RfQ1RMX1BPU1RfREVURUNUX0RJU0FCTEVfTUFTSyAoMHgxIDw8IDApCj4+ICsjZGVmaW5l IFNFTklORjFfUE9TVF9ERVRFQ1RfQ1RMX1BPU1RfRU5fU0hJRlQgIDEKPj4gKyNkZWZpbmUgU0VO SU5GMV9QT1NUX0RFVEVDVF9DVExfUE9TVF9FTl9NQVNLICAgKDB4MSA8PCAxKQo+PiArI2RlZmlu ZSBTRU5JTkYxX1dJUkVfU1RBVEVfREVDT0RFX0NPTkZJRyAgICAgICAgICAgICAgICAgICAgICAg MHgwQUIwCj4+ICsjZGVmaW5lIFNFTklORjFfV0lSRV9TVEFURV9ERUNPREVfQ09ORklHX0lOSVRf U1RBVEVfREVDT0RFX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GMV9XSVJFX1NUQVRFX0RFQ09E RV9DT05GSUdfSU5JVF9TVEFURV9ERUNPREVfTUFTSyAoMHg3IDw8IDApCj4+ICsjZGVmaW5lIFNF TklORjFfQ1NJMl9DUEhZX0xOUkRfRlNNICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDBB QjQKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0NQSFlfTE5SRF9GU01fVFJJTzBfUlhfRlNNX1NI SUZUIDgKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0NQSFlfTE5SRF9GU01fVFJJTzBfUlhfRlNN X01BU0sgKDB4N2YgPDwgOCkKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0NQSFlfTE5SRF9GU01f VFJJTzFfUlhfRlNNX1NISUZUIDE2Cj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9DUEhZX0xOUkRf RlNNX1RSSU8xX1JYX0ZTTV9NQVNLICgweDdmIDw8IDE2KQo+PiArI2RlZmluZSBTRU5JTkYxX0NT STJfQ1BIWV9MTlJEX0ZTTV9UUklPMl9SWF9GU01fU0hJRlQgMjQKPj4gKyNkZWZpbmUgU0VOSU5G MV9DU0kyX0NQSFlfTE5SRF9GU01fVFJJTzJfUlhfRlNNX01BU0sgKDB4N2YgPDwgMjQpCj4+ICsj ZGVmaW5lIFNFTklORjFfRklYX0FERFJfQ1BIWTBfREJHMCAgICAgICAgICAgICAgICAgICAgICAg ICAgICAweDBBQjgKPj4gKyNkZWZpbmUgU0VOSU5GMV9GSVhfQUREUl9DUEhZMF9EQkcwX1dPUkRf Q09VTlRfQ1BIWTBfREJHMF9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjFfRklYX0FERFJfQ1BI WTBfREJHMF9XT1JEX0NPVU5UX0NQSFkwX0RCRzBfTUFTSyBcCj4+ICsoMHhmZmZmZmZmZiA8PCAw KQo+PiArI2RlZmluZSBTRU5JTkYxX0ZJWF9BRERSX0NQSFkwX0RCRzEgICAgICAgICAgICAgICAg ICAgICAgICAgICAgMHgwQUJDCj4+ICsjZGVmaW5lIFNFTklORjFfRklYX0FERFJfQ1BIWTBfREJH MV9XT1JEX0NPVU5UX0NQSFkwX0RCRzFfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkYxX0ZJWF9B RERSX0NQSFkwX0RCRzFfV09SRF9DT1VOVF9DUEhZMF9EQkcxX01BU0sgKDB4ZmZmZiA8PCAwKQo+ PiArI2RlZmluZSBTRU5JTkYxX0ZJWF9BRERSX0NQSFkwX0RCRzFfRVJST1JfUkVDT1JEX0NQSFkw X0RCRzBfU0hJRlQgMTYKPj4gKyNkZWZpbmUgU0VOSU5GMV9GSVhfQUREUl9DUEhZMF9EQkcxX0VS Uk9SX1JFQ09SRF9DUEhZMF9EQkcwX01BU0sgXAo+PiArKDB4ZmZmZiA8PCAxNikKPj4gKyNkZWZp bmUgU0VOSU5GMV9GSVhfQUREUl9DUEhZMF9EQkcyICAgICAgICAgICAgICAgICAgICAgICAgICAg IDB4MEFDMAo+PiArI2RlZmluZSBTRU5JTkYxX0ZJWF9BRERSX0NQSFkwX0RCRzJfRVJST1JfUkVD T1JEX0NQSFkwX0RCRzFfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkYxX0ZJWF9BRERSX0NQSFkw X0RCRzJfRVJST1JfUkVDT1JEX0NQSFkwX0RCRzFfTUFTSyBcCj4+ICsoMHhmZmZmZmZmZiA8PCAw KQo+PiArI2RlZmluZSBTRU5JTkYxX0ZJWF9BRERSX0NQSFkxX0RCRzAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgMHgwQUM0Cj4+ICsjZGVmaW5lIFNFTklORjFfRklYX0FERFJfQ1BIWTFfREJH MF9XT1JEX0NPVU5UX0NQSFkxX0RCRzBfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkYxX0ZJWF9B RERSX0NQSFkxX0RCRzBfV09SRF9DT1VOVF9DUEhZMV9EQkcwX01BU0sgXAo+PiArKDB4ZmZmZmZm ZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GMV9GSVhfQUREUl9DUEhZMV9EQkcxICAgICAgICAg ICAgICAgICAgICAgICAgICAgIDB4MEFDOAo+PiArI2RlZmluZSBTRU5JTkYxX0ZJWF9BRERSX0NQ SFkxX0RCRzFfV09SRF9DT1VOVF9DUEhZMV9EQkcxX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5G MV9GSVhfQUREUl9DUEhZMV9EQkcxX1dPUkRfQ09VTlRfQ1BIWTFfREJHMV9NQVNLICgweGZmZmYg PDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GMV9GSVhfQUREUl9DUEhZMV9EQkcxX0VSUk9SX1JFQ09S RF9DUEhZMV9EQkcwX1NISUZUIDE2Cj4+ICsjZGVmaW5lIFNFTklORjFfRklYX0FERFJfQ1BIWTFf REJHMV9FUlJPUl9SRUNPUkRfQ1BIWTFfREJHMF9NQVNLICgweGZmZmYgPDwgMTYpCj4+ICsjZGVm aW5lIFNFTklORjFfRklYX0FERFJfQ1BIWTFfREJHMiAgICAgICAgICAgICAgICAgICAgICAgICAg ICAweDBBQ0MKPj4gKyNkZWZpbmUgU0VOSU5GMV9GSVhfQUREUl9DUEhZMV9EQkcyX0VSUk9SX1JF Q09SRF9DUEhZMV9EQkcxX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GMV9GSVhfQUREUl9DUEhZ MV9EQkcyX0VSUk9SX1JFQ09SRF9DUEhZMV9EQkcxX01BU0sgXAo+PiArKDB4ZmZmZmZmZmYgPDwg MCkKPj4gKyNkZWZpbmUgU0VOSU5GMV9GSVhfQUREUl9DUEhZMl9EQkcwICAgICAgICAgICAgICAg ICAgICAgICAgICAgIDB4MEFEMAo+PiArI2RlZmluZSBTRU5JTkYxX0ZJWF9BRERSX0NQSFkyX0RC RzBfV09SRF9DT1VOVF9DUEhZMl9EQkcwX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GMV9GSVhf QUREUl9DUEhZMl9EQkcwX1dPUkRfQ09VTlRfQ1BIWTJfREJHMF9NQVNLIFwKPj4gKygweGZmZmZm ZmZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjFfRklYX0FERFJfQ1BIWTJfREJHMSAgICAgICAg ICAgICAgICAgICAgICAgICAgICAweDBBRDQKPj4gKyNkZWZpbmUgU0VOSU5GMV9GSVhfQUREUl9D UEhZMl9EQkcxX1dPUkRfQ09VTlRfQ1BIWTJfREJHMV9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklO RjFfRklYX0FERFJfQ1BIWTJfREJHMV9XT1JEX0NPVU5UX0NQSFkyX0RCRzFfTUFTSyBcCj4+ICso MHhmZmZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjFfRklYX0FERFJfQ1BIWTJfREJHMV9FUlJP Ul9SRUNPUkRfQ1BIWTJfREJHMF9TSElGVCAxNgo+PiArI2RlZmluZSBTRU5JTkYxX0ZJWF9BRERS X0NQSFkyX0RCRzFfRVJST1JfUkVDT1JEX0NQSFkyX0RCRzBfTUFTSyBcCj4+ICsoMHhmZmZmIDw8 IDE2KQo+PiArI2RlZmluZSBTRU5JTkYxX0ZJWF9BRERSX0NQSFkyX0RCRzIgICAgICAgICAgICAg ICAgICAgICAgICAgICAgMHgwQUQ4Cj4+ICsjZGVmaW5lIFNFTklORjFfRklYX0FERFJfQ1BIWTJf REJHMl9FUlJPUl9SRUNPUkRfQ1BIWTJfREJHMV9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjFf RklYX0FERFJfQ1BIWTJfREJHMl9FUlJPUl9SRUNPUkRfQ1BIWTJfREJHMV9NQVNLIFwKPj4gKygw eGZmZmZmZmZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjFfRklYX0FERFJfREJHMCAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAweDBBREMKPj4gKyNkZWZpbmUgU0VOSU5GMV9GSVhf QUREUl9EQkcwX1dPUkRfQ09VTlRfREJHMF9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjFfRklY X0FERFJfREJHMF9XT1JEX0NPVU5UX0RCRzBfTUFTSyAoMHhmZmZmZmZmZiA8PCAwKQo+PiArI2Rl ZmluZSBTRU5JTkYxX0ZJWF9BRERSX0RCRzEgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgMHgwQUUwCj4+ICsjZGVmaW5lIFNFTklORjFfRklYX0FERFJfREJHMV9XT1JEX0NPVU5UX0RC RzFfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkYxX0ZJWF9BRERSX0RCRzFfV09SRF9DT1VOVF9E QkcxX01BU0sgKDB4ZmZmZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkYxX0ZJWF9BRERSX0RCRzFf RVJST1JfUkVDT1JEX0RCRzBfU0hJRlQgMTYKPj4gKyNkZWZpbmUgU0VOSU5GMV9GSVhfQUREUl9E QkcxX0VSUk9SX1JFQ09SRF9EQkcwX01BU0sgKDB4ZmZmZiA8PCAxNikKPj4gKyNkZWZpbmUgU0VO SU5GMV9GSVhfQUREUl9EQkcyICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MEFF NAo+PiArI2RlZmluZSBTRU5JTkYxX0ZJWF9BRERSX0RCRzJfRVJST1JfUkVDT1JEX0RCRzFfU0hJ RlQgMAo+PiArI2RlZmluZSBTRU5JTkYxX0ZJWF9BRERSX0RCRzJfRVJST1JfUkVDT1JEX0RCRzFf TUFTSyAoMHhmZmZmZmZmZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfTU9ERSAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgwQUU4Cj4+ICsjZGVmaW5lIFNFTklO RjFfQ1NJMl9NT0RFX0NTUl9DU0kyX01PREVfU0hJRlQgIDAKPj4gKyNkZWZpbmUgU0VOSU5GMV9D U0kyX01PREVfQ1NSX0NTSTJfTU9ERV9NQVNLICAgKDB4ZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VO SU5GMV9DU0kyX01PREVfQ1NSX0NTSTJfSEVBREVSX0xFTl9TSElGVCA4Cj4+ICsjZGVmaW5lIFNF TklORjFfQ1NJMl9NT0RFX0NTUl9DU0kyX0hFQURFUl9MRU5fTUFTSyAoMHg3IDw8IDgpCj4+ICsj ZGVmaW5lIFNFTklORjFfQ1NJMl9NT0RFX0NTUl9DUEhZX0RJX1BPU19TSElGVCAxNgo+PiArI2Rl ZmluZSBTRU5JTkYxX0NTSTJfTU9ERV9DU1JfQ1BIWV9ESV9QT1NfTUFTSyAoMHhmZiA8PCAxNikK Pj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX01PREVfQ1NSX0NQSFlfV0NfUE9TX1NISUZUIDI0Cj4+ ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9NT0RFX0NTUl9DUEhZX1dDX1BPU19NQVNLICgweGZmIDw8 IDI0KQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfRElfRVhUICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgMHgwQUYwCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9ESV9FWFRfVkM0 X1NISUZUICAgICAgICAgIDAKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0RJX0VYVF9WQzRfTUFT SyAgICAgICAgICAgKDB4MyA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfRElfRVhUX0RU NF9TSElGVCAgICAgICAgICAyCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9ESV9FWFRfRFQ0X01B U0sgICAgICAgICAgICgweDNmIDw8IDIpCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9ESV9FWFRf VkM1X1NISUZUICAgICAgICAgIDgKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0RJX0VYVF9WQzVf TUFTSyAgICAgICAgICAgKDB4MyA8PCA4KQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfRElfRVhU X0RUNV9TSElGVCAgICAgICAgICAxMAo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfRElfRVhUX0RU NV9NQVNLICAgICAgICAgICAoMHgzZiA8PCAxMCkKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0RJ X0NUUkxfRVhUICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MEFGNAo+PiArI2RlZmlu ZSBTRU5JTkYxX0NTSTJfRElfQ1RSTF9FWFRfVkM0X0lOVEVSTEVBVklOR19TSElGVCAwCj4+ICsj ZGVmaW5lIFNFTklORjFfQ1NJMl9ESV9DVFJMX0VYVF9WQzRfSU5URVJMRUFWSU5HX01BU0sgKDB4 MSA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfRElfQ1RSTF9FWFRfRFQ0X0lOVEVSTEVB VklOR19TSElGVCAxCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9ESV9DVFJMX0VYVF9EVDRfSU5U RVJMRUFWSU5HX01BU0sgKDB4MyA8PCAxKQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfRElfQ1RS TF9FWFRfVkM1X0lOVEVSTEVBVklOR19TSElGVCA4Cj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9E SV9DVFJMX0VYVF9WQzVfSU5URVJMRUFWSU5HX01BU0sgKDB4MSA8PCA4KQo+PiArI2RlZmluZSBT RU5JTkYxX0NTSTJfRElfQ1RSTF9FWFRfRFQ1X0lOVEVSTEVBVklOR19TSElGVCA5Cj4+ICsjZGVm aW5lIFNFTklORjFfQ1NJMl9ESV9DVFJMX0VYVF9EVDVfSU5URVJMRUFWSU5HX01BU0sgKDB4MyA8 PCA5KQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfQ1BIWV9MT09QQkFDSyAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgMHgwQUY4Cj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9DUEhZX0xPT1BC QUNLX1RSSUdHRVJfU1lOQ19JTklUX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0NQ SFlfTE9PUEJBQ0tfVFJJR0dFUl9TWU5DX0lOSVRfTUFTSyAoMHgxIDw8IDApCj4+ICsjZGVmaW5l IFNFTklORjFfQ1NJMl9DUEhZX0xPT1BCQUNLX1JFTEVBU0VfU1lOQ19JTklUX1NISUZUIDEKPj4g KyNkZWZpbmUgU0VOSU5GMV9DU0kyX0NQSFlfTE9PUEJBQ0tfUkVMRUFTRV9TWU5DX0lOSVRfTUFT SyAoMHgxIDw8IDEpCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9QUk9HU0VRXzAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAweDBCMDAKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX1BS T0dTRVFfMF9QUk9HU0VRX1MwX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX1BST0dT RVFfMF9QUk9HU0VRX1MwX01BU0sgKDB4NyA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJf UFJPR1NFUV8wX1BST0dTRVFfUzFfU0hJRlQgNAo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfUFJP R1NFUV8wX1BST0dTRVFfUzFfTUFTSyAoMHg3IDw8IDQpCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJ Ml9QUk9HU0VRXzBfUFJPR1NFUV9TMl9TSElGVCA4Cj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9Q Uk9HU0VRXzBfUFJPR1NFUV9TMl9NQVNLICgweDcgPDwgOCkKPj4gKyNkZWZpbmUgU0VOSU5GMV9D U0kyX1BST0dTRVFfMF9QUk9HU0VRX1MzX1NISUZUIDEyCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJ Ml9QUk9HU0VRXzBfUFJPR1NFUV9TM19NQVNLICgweDcgPDwgMTIpCj4+ICsjZGVmaW5lIFNFTklO RjFfQ1NJMl9QUk9HU0VRXzBfUFJPR1NFUV9TNF9TSElGVCAxNgo+PiArI2RlZmluZSBTRU5JTkYx X0NTSTJfUFJPR1NFUV8wX1BST0dTRVFfUzRfTUFTSyAoMHg3IDw8IDE2KQo+PiArI2RlZmluZSBT RU5JTkYxX0NTSTJfUFJPR1NFUV8wX1BST0dTRVFfUzVfU0hJRlQgMjAKPj4gKyNkZWZpbmUgU0VO SU5GMV9DU0kyX1BST0dTRVFfMF9QUk9HU0VRX1M1X01BU0sgKDB4NyA8PCAyMCkKPj4gKyNkZWZp bmUgU0VOSU5GMV9DU0kyX1BST0dTRVFfMF9QUk9HU0VRX1M2X1NISUZUIDI0Cj4+ICsjZGVmaW5l IFNFTklORjFfQ1NJMl9QUk9HU0VRXzBfUFJPR1NFUV9TNl9NQVNLICgweDcgPDwgMjQpCj4+ICsj ZGVmaW5lIFNFTklORjFfQ1NJMl9QUk9HU0VRXzBfUFJPR1NFUV9TN19TSElGVCAyOAo+PiArI2Rl ZmluZSBTRU5JTkYxX0NTSTJfUFJPR1NFUV8wX1BST0dTRVFfUzdfTUFTSyAoMHg3IDw8IDI4KQo+ PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfUFJPR1NFUV8xICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgMHgwQjA0Cj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9QUk9HU0VRXzFfUFJPR1NF UV9TOF9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9QUk9HU0VRXzFfUFJPR1NFUV9T OF9NQVNLICgweDcgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX1BST0dTRVFfMV9QUk9H U0VRX1M5X1NISUZUIDQKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX1BST0dTRVFfMV9QUk9HU0VR X1M5X01BU0sgKDB4NyA8PCA0KQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfUFJPR1NFUV8xX1BS T0dTRVFfUzEwX1NISUZUIDgKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX1BST0dTRVFfMV9QUk9H U0VRX1MxMF9NQVNLICgweDcgPDwgOCkKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX1BST0dTRVFf MV9QUk9HU0VRX1MxMV9TSElGVCAxMgo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfUFJPR1NFUV8x X1BST0dTRVFfUzExX01BU0sgKDB4NyA8PCAxMikKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX1BS T0dTRVFfMV9QUk9HU0VRX1MxMl9TSElGVCAxNgo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfUFJP R1NFUV8xX1BST0dTRVFfUzEyX01BU0sgKDB4NyA8PCAxNikKPj4gKyNkZWZpbmUgU0VOSU5GMV9D U0kyX1BST0dTRVFfMV9QUk9HU0VRX1MxM19TSElGVCAyMAo+PiArI2RlZmluZSBTRU5JTkYxX0NT STJfUFJPR1NFUV8xX1BST0dTRVFfUzEzX01BU0sgKDB4NyA8PCAyMCkKPj4gKyNkZWZpbmUgU0VO SU5GMV9DU0kyX0lOVF9FTl9FWFQgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MEIx MAo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfSU5UX0VOX0VYVF9EUEhZMF9SRVNZTkNfRklGT19P VkVSRkxPV19TSElGVCAxCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9JTlRfRU5fRVhUX0RQSFkw X1JFU1lOQ19GSUZPX09WRVJGTE9XX01BU0sgKDB4MSA8PCAxKQo+PiArI2RlZmluZSBTRU5JTkYx X0NTSTJfSU5UX0VOX0VYVF9EUEhZMV9SRVNZTkNfRklGT19PVkVSRkxPV19TSElGVCAyCj4+ICsj ZGVmaW5lIFNFTklORjFfQ1NJMl9JTlRfRU5fRVhUX0RQSFkxX1JFU1lOQ19GSUZPX09WRVJGTE9X X01BU0sgKDB4MSA8PCAyKQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfSU5UX0VOX0VYVF9EUEhZ Ml9SRVNZTkNfRklGT19PVkVSRkxPV19TSElGVCAzCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9J TlRfRU5fRVhUX0RQSFkyX1JFU1lOQ19GSUZPX09WRVJGTE9XX01BU0sgKDB4MSA8PCAzKQo+PiAr I2RlZmluZSBTRU5JTkYxX0NTSTJfSU5UX0VOX0VYVF9EUEhZM19SRVNZTkNfRklGT19PVkVSRkxP V19TSElGVCA0Cj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9JTlRfRU5fRVhUX0RQSFkzX1JFU1lO Q19GSUZPX09WRVJGTE9XX01BU0sgKDB4MSA8PCA0KQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJf SU5UX0VOX0VYVF9FUlJfU09UX1NZTkNfSFNfVFJJTzBfU0hJRlQgOAo+PiArI2RlZmluZSBTRU5J TkYxX0NTSTJfSU5UX0VOX0VYVF9FUlJfU09UX1NZTkNfSFNfVFJJTzBfTUFTSyAoMHgxIDw8IDgp Cj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9JTlRfRU5fRVhUX0VSUl9TT1RfU1lOQ19IU19UUklP MV9TSElGVCA5Cj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9JTlRfRU5fRVhUX0VSUl9TT1RfU1lO Q19IU19UUklPMV9NQVNLICgweDEgPDwgOSkKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0lOVF9F Tl9FWFRfRVJSX1NPVF9TWU5DX0hTX1RSSU8yX1NISUZUIDEwCj4+ICsjZGVmaW5lIFNFTklORjFf Q1NJMl9JTlRfRU5fRVhUX0VSUl9TT1RfU1lOQ19IU19UUklPMl9NQVNLICgweDEgPDwgMTApCj4+ ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9JTlRfRU5fRVhUX0VSUl9TT1RfU1lOQ19IU19UUklPM19T SElGVCAxMQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfSU5UX0VOX0VYVF9FUlJfU09UX1NZTkNf SFNfVFJJTzNfTUFTSyAoMHgxIDw8IDExKQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfSU5UX0VO X0VYVF9JTlRfV0NMUl9FTl9TSElGVCAzMQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfSU5UX0VO X0VYVF9JTlRfV0NMUl9FTl9NQVNLICgweDEgPDwgMzEpCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJ Ml9JTlRfU1RBVFVTX0VYVCAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDBCMTQKPj4gKyNk ZWZpbmUgU0VOSU5GMV9DU0kyX0lOVF9TVEFUVVNfRVhUX0RQSFkwX1JFU1lOQ19GSUZPX09WRVJG TE9XX1NUQV9TSElGVCAxCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9JTlRfU1RBVFVTX0VYVF9E UEhZMF9SRVNZTkNfRklGT19PVkVSRkxPV19TVEFfTUFTSyBcCj4+ICsoMHgxIDw8IDEpCj4+ICsj ZGVmaW5lIFNFTklORjFfQ1NJMl9JTlRfU1RBVFVTX0VYVF9EUEhZMV9SRVNZTkNfRklGT19PVkVS RkxPV19TVEFfU0hJRlQgMgo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfSU5UX1NUQVRVU19FWFRf RFBIWTFfUkVTWU5DX0ZJRk9fT1ZFUkZMT1dfU1RBX01BU0sgXAo+PiArKDB4MSA8PCAyKQo+PiAr I2RlZmluZSBTRU5JTkYxX0NTSTJfSU5UX1NUQVRVU19FWFRfRFBIWTJfUkVTWU5DX0ZJRk9fT1ZF UkZMT1dfU1RBX1NISUZUIDMKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0lOVF9TVEFUVVNfRVhU X0RQSFkyX1JFU1lOQ19GSUZPX09WRVJGTE9XX1NUQV9NQVNLIFwKPj4gKygweDEgPDwgMykKPj4g KyNkZWZpbmUgU0VOSU5GMV9DU0kyX0lOVF9TVEFUVVNfRVhUX0RQSFkzX1JFU1lOQ19GSUZPX09W RVJGTE9XX1NUQV9TSElGVCA0Cj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9JTlRfU1RBVFVTX0VY VF9EUEhZM19SRVNZTkNfRklGT19PVkVSRkxPV19TVEFfTUFTSyBcCj4+ICsoMHgxIDw8IDQpCj4+ ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9JTlRfU1RBVFVTX0VYVF9FUlJfU09UX1NZTkNfSFNfVFJJ TzBfU0hJRlQgOAo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfSU5UX1NUQVRVU19FWFRfRVJSX1NP VF9TWU5DX0hTX1RSSU8wX01BU0sgKDB4MSA8PCA4KQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJf SU5UX1NUQVRVU19FWFRfRVJSX1NPVF9TWU5DX0hTX1RSSU8xX1NISUZUIDkKPj4gKyNkZWZpbmUg U0VOSU5GMV9DU0kyX0lOVF9TVEFUVVNfRVhUX0VSUl9TT1RfU1lOQ19IU19UUklPMV9NQVNLICgw eDEgPDwgOSkKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0lOVF9TVEFUVVNfRVhUX0VSUl9TT1Rf U1lOQ19IU19UUklPMl9TSElGVCAxMAo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfSU5UX1NUQVRV U19FWFRfRVJSX1NPVF9TWU5DX0hTX1RSSU8yX01BU0sgKDB4MSA8PCAxMCkKPj4gKyNkZWZpbmUg U0VOSU5GMV9DU0kyX0lOVF9TVEFUVVNfRVhUX0VSUl9TT1RfU1lOQ19IU19UUklPM19TSElGVCAx MQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfSU5UX1NUQVRVU19FWFRfRVJSX1NPVF9TWU5DX0hT X1RSSU8zX01BU0sgKDB4MSA8PCAxMSkKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0NQSFlfRklY X1BPSU5UX1JTVCAgICAgICAgICAgICAgICAgICAgICAgIDB4MEIxOAo+PiArI2RlZmluZSBTRU5J TkYxX0NTSTJfQ1BIWV9GSVhfUE9JTlRfUlNUX0NQSFlfRklYX1BPSU5UX1JTVF9TSElGVCAwCj4+ ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9DUEhZX0ZJWF9QT0lOVF9SU1RfQ1BIWV9GSVhfUE9JTlRf UlNUX01BU0sgKDB4MSA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfQ1BIWV9GSVhfUE9J TlRfUlNUX0NQSFlfRklYX1BPSU5UX1JTVF9NT0RFX1NISUZUIDEKPj4gKyNkZWZpbmUgU0VOSU5G MV9DU0kyX0NQSFlfRklYX1BPSU5UX1JTVF9DUEhZX0ZJWF9QT0lOVF9SU1RfTU9ERV9NQVNLICgw eDEgPDwgMSkKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX1JMUjNfQ09OMCAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgIDB4MEIxQwo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfUkxSM19D T04wX1JMUjNfUFJCU19QQVRURVJOX1NFTF9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJ Ml9STFIzX0NPTjBfUkxSM19QUkJTX1BBVFRFUk5fU0VMX01BU0sgKDB4ZmYgPDwgMCkKPj4gKyNk ZWZpbmUgU0VOSU5GMV9DU0kyX1JMUjNfQ09OMF9STFIzX1BSQlNfU0VFRF8wX1NISUZUIDgKPj4g KyNkZWZpbmUgU0VOSU5GMV9DU0kyX1JMUjNfQ09OMF9STFIzX1BSQlNfU0VFRF8wX01BU0sgKDB4 ZmYgPDwgOCkKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX1JMUjNfQ09OMF9STFIzX1BSQlNfU0VF RF8xX1NISUZUIDE2Cj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9STFIzX0NPTjBfUkxSM19QUkJT X1NFRURfMV9NQVNLICgweGZmIDw8IDE2KQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfUkxSM19D T04wX1JMUjNfUFJCU19TRUVEXzJfU0hJRlQgMjQKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX1JM UjNfQ09OMF9STFIzX1BSQlNfU0VFRF8yX01BU0sgKDB4ZmYgPDwgMjQpCj4+ICsjZGVmaW5lIFNF TklORjFfQ1NJMl9EUEhZX1NZTkMgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDBC MjAKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0RQSFlfU1lOQ19TWU5DX1NFUV9NQVNLXzBfU0hJ RlQgMAo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfRFBIWV9TWU5DX1NZTkNfU0VRX01BU0tfMF9N QVNLICgweGZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0RQSFlfU1lOQ19TWU5D X1NFUV9QQVRfMF9TSElGVCAxNgo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfRFBIWV9TWU5DX1NZ TkNfU0VRX1BBVF8wX01BU0sgKDB4ZmZmZiA8PCAxNikKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0ky X0RFU0tFV19TWU5DICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MEIyNAo+PiArI2Rl ZmluZSBTRU5JTkYxX0NTSTJfREVTS0VXX1NZTkNfU1lOQ19TRVFfTUFTS18xX1NISUZUIDAKPj4g KyNkZWZpbmUgU0VOSU5GMV9DU0kyX0RFU0tFV19TWU5DX1NZTkNfU0VRX01BU0tfMV9NQVNLICgw eGZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0RFU0tFV19TWU5DX1NZTkNfU0VR X1BBVF8xX1NISUZUIDE2Cj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9ERVNLRVdfU1lOQ19TWU5D X1NFUV9QQVRfMV9NQVNLICgweGZmZmYgPDwgMTYpCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9E RVRFQ1RfREJHMiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDBCMjgKPj4gKyNkZWZp bmUgU0VOSU5GMV9DU0kyX0RFVEVDVF9EQkcyX0RFVEVDVF9TWU5DX0xBTkUzX1NUX1NISUZUIDAK Pj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0RFVEVDVF9EQkcyX0RFVEVDVF9TWU5DX0xBTkUzX1NU X01BU0sgKDB4MSA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfREVURUNUX0RCRzJfREVU RUNUX0VTQ0FQRV9MQU5FM19TVF9TSElGVCAxCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9ERVRF Q1RfREJHMl9ERVRFQ1RfRVNDQVBFX0xBTkUzX1NUX01BU0sgKDB4MSA8PCAxKQo+PiArI2RlZmlu ZSBTRU5JTkYxX0NTSTJfREVURUNUX0RCRzJfREVURUNUX1BPU1RfTEFORTNfU1RfU0hJRlQgMgo+ PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfREVURUNUX0RCRzJfREVURUNUX1BPU1RfTEFORTNfU1Rf TUFTSyAoMHgxIDw8IDIpCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9ERVRFQ1RfREJHMl9QT1NJ VElPTl9TWU5DX0xBTkUzX1NUX1NISUZUIDMKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0RFVEVD VF9EQkcyX1BPU0lUSU9OX1NZTkNfTEFORTNfU1RfTUFTSyAoMHhmIDw8IDMpCj4+ICsjZGVmaW5l IFNFTklORjFfQ1NJMl9ERVRFQ1RfREJHMl9QT1NJVElPTl9FU0NBUEVfTEFORTNfU1RfU0hJRlQg Nwo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfREVURUNUX0RCRzJfUE9TSVRJT05fRVNDQVBFX0xB TkUzX1NUX01BU0sgKDB4ZiA8PCA3KQo+PiArI2RlZmluZSBTRU5JTkYxX0ZJWF9BRERSX0NQSFkz X0RCRzAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgwQjMwCj4+ICsjZGVmaW5lIFNFTklO RjFfRklYX0FERFJfQ1BIWTNfREJHMF9XT1JEX0NPVU5UX0NQSFkzX0RCRzBfU0hJRlQgMAo+PiAr I2RlZmluZSBTRU5JTkYxX0ZJWF9BRERSX0NQSFkzX0RCRzBfV09SRF9DT1VOVF9DUEhZM19EQkcw X01BU0sgXAo+PiArKDB4ZmZmZmZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GMV9GSVhfQURE Ul9DUEhZM19EQkcxICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MEIzNAo+PiArI2RlZmlu ZSBTRU5JTkYxX0ZJWF9BRERSX0NQSFkzX0RCRzFfV09SRF9DT1VOVF9DUEhZM19EQkcxX1NISUZU IDAKPj4gKyNkZWZpbmUgU0VOSU5GMV9GSVhfQUREUl9DUEhZM19EQkcxX1dPUkRfQ09VTlRfQ1BI WTNfREJHMV9NQVNLIFwKPj4gKygweGZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GMV9GSVhf QUREUl9DUEhZM19EQkcxX0VSUk9SX1JFQ09SRF9DUEhZM19EQkcwX1NISUZUIDE2Cj4+ICsjZGVm aW5lIFNFTklORjFfRklYX0FERFJfQ1BIWTNfREJHMV9FUlJPUl9SRUNPUkRfQ1BIWTNfREJHMF9N QVNLIFwKPj4gKygweGZmZmYgPDwgMTYpCj4+ICsjZGVmaW5lIFNFTklORjFfRklYX0FERFJfQ1BI WTNfREJHMiAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDBCMzgKPj4gKyNkZWZpbmUgU0VO SU5GMV9GSVhfQUREUl9DUEhZM19EQkcyX0VSUk9SX1JFQ09SRF9DUEhZM19EQkcxX1NISUZUIDAK Pj4gKyNkZWZpbmUgU0VOSU5GMV9GSVhfQUREUl9DUEhZM19EQkcyX0VSUk9SX1JFQ09SRF9DUEhZ M19EQkcxX01BU0sgXAo+PiArKDB4ZmZmZmZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GMV9D U0kyX0RJX0VYVF8yICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MEIzQwo+PiAr I2RlZmluZSBTRU5JTkYxX0NTSTJfRElfRVhUXzJfVkM2X1NISUZUICAgICAgICAwCj4+ICsjZGVm aW5lIFNFTklORjFfQ1NJMl9ESV9FWFRfMl9WQzZfTUFTSyAgICAgICAgICgweDMgPDwgMCkKPj4g KyNkZWZpbmUgU0VOSU5GMV9DU0kyX0RJX0VYVF8yX0RUNl9TSElGVCAgICAgICAgMgo+PiArI2Rl ZmluZSBTRU5JTkYxX0NTSTJfRElfRVhUXzJfRFQ2X01BU0sgICAgICAgICAoMHgzZiA8PCAyKQo+ PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfRElfRVhUXzJfVkM3X1NISUZUICAgICAgICA4Cj4+ICsj ZGVmaW5lIFNFTklORjFfQ1NJMl9ESV9FWFRfMl9WQzdfTUFTSyAgICAgICAgICgweDMgPDwgOCkK Pj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0RJX0VYVF8yX0RUN19TSElGVCAgICAgICAgMTAKPj4g KyNkZWZpbmUgU0VOSU5GMV9DU0kyX0RJX0VYVF8yX0RUN19NQVNLICAgICAgICAgKDB4M2YgPDwg MTApCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9ESV9DVFJMX0VYVF8yICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAweDBCNDAKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0RJX0NUUkxfRVhU XzJfVkM2X0lOVEVSTEVBVklOR19TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjFfQ1NJMl9ESV9D VFJMX0VYVF8yX1ZDNl9JTlRFUkxFQVZJTkdfTUFTSyAoMHgxIDw8IDApCj4+ICsjZGVmaW5lIFNF TklORjFfQ1NJMl9ESV9DVFJMX0VYVF8yX0RUNl9JTlRFUkxFQVZJTkdfU0hJRlQgMQo+PiArI2Rl ZmluZSBTRU5JTkYxX0NTSTJfRElfQ1RSTF9FWFRfMl9EVDZfSU5URVJMRUFWSU5HX01BU0sgKDB4 MyA8PCAxKQo+PiArI2RlZmluZSBTRU5JTkYxX0NTSTJfRElfQ1RSTF9FWFRfMl9WQzdfSU5URVJM RUFWSU5HX1NISUZUIDgKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0RJX0NUUkxfRVhUXzJfVkM3 X0lOVEVSTEVBVklOR19NQVNLICgweDEgPDwgOCkKPj4gKyNkZWZpbmUgU0VOSU5GMV9DU0kyX0RJ X0NUUkxfRVhUXzJfRFQ3X0lOVEVSTEVBVklOR19TSElGVCA5Cj4+ICsjZGVmaW5lIFNFTklORjFf Q1NJMl9ESV9DVFJMX0VYVF8yX0RUN19JTlRFUkxFQVZJTkdfTUFTSyAoMHgzIDw8IDkpCj4+ICsj ZGVmaW5lIFNFTklORjFfV0lSRV9TVEFURV9ERUNPREVfQ1BIWTNfREJHMCAgICAgICAgICAgICAg ICAgICAweDBCNDQKPj4gKyNkZWZpbmUgU0VOSU5GMV9XSVJFX1NUQVRFX0RFQ09ERV9DUEhZM19E QkcwX1NZTUJPTF9TVFJFQU0wX0NQSFkzX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GMV9XSVJF X1NUQVRFX0RFQ09ERV9DUEhZM19EQkcwX1NZTUJPTF9TVFJFQU0wX0NQSFkzX01BU0sgXAo+PiAr KDB4ZmZmZmZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GMV9XSVJFX1NUQVRFX0RFQ09ERV9D UEhZM19EQkcxICAgICAgICAgICAgICAgICAgIDB4MEI0OAo+PiArI2RlZmluZSBTRU5JTkYxX1dJ UkVfU1RBVEVfREVDT0RFX0NQSFkzX0RCRzFfU1lNQk9MX1NUUkVBTTFfQ1BIWTNfU0hJRlQgMAo+ PiArI2RlZmluZSBTRU5JTkYxX1dJUkVfU1RBVEVfREVDT0RFX0NQSFkzX0RCRzFfU1lNQk9MX1NU UkVBTTFfQ1BIWTNfTUFTSyBcCj4+ICsoMHgzZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GMV9X SVJFX1NUQVRFX0RFQ09ERV9DUEhZM19EQkcxX1NZTUJPTF9TVFJFQU1fVkFMSURfQ1BIWTNfU0hJ RlQgMTAKPj4gKyNkZWZpbmUgU0VOSU5GMV9XSVJFX1NUQVRFX0RFQ09ERV9DUEhZM19EQkcxX1NZ TUJPTF9TVFJFQU1fVkFMSURfQ1BIWTNfTUFTSyBcCj4+ICsoMHgxIDw8IDEwKQo+PiArI2RlZmlu ZSBTRU5JTkYxX01VWF9DVFJMICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg MHgwRDAwCj4+ICsjZGVmaW5lIFNFTklORjFfTVVYX0NUUkxfU0VOSU5GX01VWF9TV19SU1RfU0hJ RlQgMAo+PiArI2RlZmluZSBTRU5JTkYxX01VWF9DVFJMX1NFTklORl9NVVhfU1dfUlNUX01BU0sg KDB4MSA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkYxX01VWF9DVFJMX1NFTklORl9JUlFfU1dfUlNU X1NISUZUIDEKPj4gKyNkZWZpbmUgU0VOSU5GMV9NVVhfQ1RSTF9TRU5JTkZfSVJRX1NXX1JTVF9N QVNLICgweDEgPDwgMSkKPj4gKyNkZWZpbmUgU0VOSU5GMV9NVVhfQ1RSTF9TRU5JTkZfTVVYX1JE WV9NT0RFX1NISUZUIDQKPj4gKyNkZWZpbmUgU0VOSU5GMV9NVVhfQ1RSTF9TRU5JTkZfTVVYX1JE WV9NT0RFX01BU0sgKDB4MSA8PCA0KQo+PiArI2RlZmluZSBTRU5JTkYxX01VWF9DVFJMX1NFTklO Rl9NVVhfUkRZX1ZBTFVFX1NISUZUIDUKPj4gKyNkZWZpbmUgU0VOSU5GMV9NVVhfQ1RSTF9TRU5J TkZfTVVYX1JEWV9WQUxVRV9NQVNLICgweDEgPDwgNSkKPj4gKyNkZWZpbmUgU0VOSU5GMV9NVVhf Q1RSTF9TRU5JTkZfSFNZTkNfTUFTS19TSElGVCA3Cj4+ICsjZGVmaW5lIFNFTklORjFfTVVYX0NU UkxfU0VOSU5GX0hTWU5DX01BU0tfTUFTSyAoMHgxIDw8IDcpCj4+ICsjZGVmaW5lIFNFTklORjFf TVVYX0NUUkxfU0VOSU5GX1BJWF9TRUxfU0hJRlQgIDgKPj4gKyNkZWZpbmUgU0VOSU5GMV9NVVhf Q1RSTF9TRU5JTkZfUElYX1NFTF9NQVNLICAgKDB4MSA8PCA4KQo+PiArI2RlZmluZSBTRU5JTkYx X01VWF9DVFJMX1NFTklORl9WU1lOQ19QT0xfU0hJRlQgOQo+PiArI2RlZmluZSBTRU5JTkYxX01V WF9DVFJMX1NFTklORl9WU1lOQ19QT0xfTUFTSyAoMHgxIDw8IDkpCj4+ICsjZGVmaW5lIFNFTklO RjFfTVVYX0NUUkxfU0VOSU5GX0hTWU5DX1BPTF9TSElGVCAxMAo+PiArI2RlZmluZSBTRU5JTkYx X01VWF9DVFJMX1NFTklORl9IU1lOQ19QT0xfTUFTSyAoMHgxIDw8IDEwKQo+PiArI2RlZmluZSBT RU5JTkYxX01VWF9DVFJMX09WRVJSVU5fUlNUX0VOX1NISUZUICAxMQo+PiArI2RlZmluZSBTRU5J TkYxX01VWF9DVFJMX09WRVJSVU5fUlNUX0VOX01BU0sgICAoMHgxIDw8IDExKQo+PiArI2RlZmlu ZSBTRU5JTkYxX01VWF9DVFJMX1NFTklORl9TUkNfU0VMX1NISUZUICAxMgo+PiArI2RlZmluZSBT RU5JTkYxX01VWF9DVFJMX1NFTklORl9TUkNfU0VMX01BU0sgICAoMHhmIDw8IDEyKQo+PiArI2Rl ZmluZSBTRU5JTkYxX01VWF9DVFJMX0ZJRk9fUFVTSF9FTl9TSElGVCAgICAxNgo+PiArI2RlZmlu ZSBTRU5JTkYxX01VWF9DVFJMX0ZJRk9fUFVTSF9FTl9NQVNLICAgICAoMHgzZiA8PCAxNikKPj4g KyNkZWZpbmUgU0VOSU5GMV9NVVhfQ1RSTF9GSUZPX0ZMVVNIX0VOX1NISUZUICAgMjIKPj4gKyNk ZWZpbmUgU0VOSU5GMV9NVVhfQ1RSTF9GSUZPX0ZMVVNIX0VOX01BU0sgICAgKDB4M2YgPDwgMjIp Cj4+ICsjZGVmaW5lIFNFTklORjFfTVVYX0NUUkxfRklGT19GVUxMX1dSX0VOX1NISUZUIDI4Cj4+ ICsjZGVmaW5lIFNFTklORjFfTVVYX0NUUkxfRklGT19GVUxMX1dSX0VOX01BU0sgICgweDMgPDwg MjgpCj4+ICsjZGVmaW5lIFNFTklORjFfTVVYX0NUUkxfQ1JPUF9FTl9TSElGVCAgICAgICAgIDMw Cj4+ICsjZGVmaW5lIFNFTklORjFfTVVYX0NUUkxfQ1JPUF9FTl9NQVNLICAgICAgICAgICgweDEg PDwgMzApCj4+ICsjZGVmaW5lIFNFTklORjFfTVVYX0NUUkxfU0VOSU5GX01VWF9FTl9TSElGVCAg IDMxCj4+ICsjZGVmaW5lIFNFTklORjFfTVVYX0NUUkxfU0VOSU5GX01VWF9FTl9NQVNLICAgICgw eDEgPDwgMzEpCj4+ICsjZGVmaW5lIFNFTklORjFfTVVYX0lOVEVOICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAweDBEMDQKPj4gKyNkZWZpbmUgU0VOSU5GMV9NVVhfSU5URU5f U0VOSU5GX09WRVJSVU5fSVJRX0VOX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GMV9NVVhfSU5U RU5fU0VOSU5GX09WRVJSVU5fSVJRX0VOX01BU0sgKDB4MSA8PCAwKQo+PiArI2RlZmluZSBTRU5J TkYxX01VWF9JTlRFTl9TRU5JTkZfQ1JDRVJSX0lSUV9FTl9TSElGVCAxCj4+ICsjZGVmaW5lIFNF TklORjFfTVVYX0lOVEVOX1NFTklORl9DUkNFUlJfSVJRX0VOX01BU0sgKDB4MSA8PCAxKQo+PiAr I2RlZmluZSBTRU5JTkYxX01VWF9JTlRFTl9TRU5JTkZfRlNNRVJSX0lSUV9FTl9TSElGVCAyCj4+ ICsjZGVmaW5lIFNFTklORjFfTVVYX0lOVEVOX1NFTklORl9GU01FUlJfSVJRX0VOX01BU0sgKDB4 MSA8PCAyKQo+PiArI2RlZmluZSBTRU5JTkYxX01VWF9JTlRFTl9TRU5JTkZfVlNJWkVFUlJfSVJR X0VOX1NISUZUIDMKPj4gKyNkZWZpbmUgU0VOSU5GMV9NVVhfSU5URU5fU0VOSU5GX1ZTSVpFRVJS X0lSUV9FTl9NQVNLICgweDEgPDwgMykKPj4gKyNkZWZpbmUgU0VOSU5GMV9NVVhfSU5URU5fU0VO SU5GX0hTSVpFRVJSX0lSUV9FTl9TSElGVCA0Cj4+ICsjZGVmaW5lIFNFTklORjFfTVVYX0lOVEVO X1NFTklORl9IU0laRUVSUl9JUlFfRU5fTUFTSyAoMHgxIDw8IDQpCj4+ICsjZGVmaW5lIFNFTklO RjFfTVVYX0lOVEVOX1NFTklORl9TRU5TT1JfVlNJWkVFUlJfSVJRX0VOX1NISUZUIDUKPj4gKyNk ZWZpbmUgU0VOSU5GMV9NVVhfSU5URU5fU0VOSU5GX1NFTlNPUl9WU0laRUVSUl9JUlFfRU5fTUFT SyAoMHgxIDw8IDUpCj4+ICsjZGVmaW5lIFNFTklORjFfTVVYX0lOVEVOX1NFTklORl9TRU5TT1Jf SFNJWkVFUlJfSVJRX0VOX1NISUZUIDYKPj4gKyNkZWZpbmUgU0VOSU5GMV9NVVhfSU5URU5fU0VO SU5GX1NFTlNPUl9IU0laRUVSUl9JUlFfRU5fTUFTSyAoMHgxIDw8IDYpCj4+ICsjZGVmaW5lIFNF TklORjFfTVVYX0lOVEVOX1NFTklORl9JUlFfQ0xSX1NFTF9TSElGVCAzMQo+PiArI2RlZmluZSBT RU5JTkYxX01VWF9JTlRFTl9TRU5JTkZfSVJRX0NMUl9TRUxfTUFTSyAoMHgxIDw8IDMxKQo+PiAr I2RlZmluZSBTRU5JTkYxX01VWF9JTlRTVEEgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgMHgwRDA4Cj4+ICsjZGVmaW5lIFNFTklORjFfTVVYX0lOVFNUQV9TRU5JTkZfT1ZFUlJV Tl9JUlFfU1RBX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GMV9NVVhfSU5UU1RBX1NFTklORl9P VkVSUlVOX0lSUV9TVEFfTUFTSyAoMHgxIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjFfTVVYX0lO VFNUQV9TRU5JTkZfQ1JDRVJSX0lSUV9TVEFfU0hJRlQgMQo+PiArI2RlZmluZSBTRU5JTkYxX01V WF9JTlRTVEFfU0VOSU5GX0NSQ0VSUl9JUlFfU1RBX01BU0sgKDB4MSA8PCAxKQo+PiArI2RlZmlu ZSBTRU5JTkYxX01VWF9JTlRTVEFfU0VOSU5GX0ZTTUVSUl9JUlFfU1RBX1NISUZUIDIKPj4gKyNk ZWZpbmUgU0VOSU5GMV9NVVhfSU5UU1RBX1NFTklORl9GU01FUlJfSVJRX1NUQV9NQVNLICgweDEg PDwgMikKPj4gKyNkZWZpbmUgU0VOSU5GMV9NVVhfSU5UU1RBX1NFTklORl9WU0laRUVSUl9JUlFf U1RBX1NISUZUIDMKPj4gKyNkZWZpbmUgU0VOSU5GMV9NVVhfSU5UU1RBX1NFTklORl9WU0laRUVS Ul9JUlFfU1RBX01BU0sgKDB4MSA8PCAzKQo+PiArI2RlZmluZSBTRU5JTkYxX01VWF9JTlRTVEFf U0VOSU5GX0hTSVpFRVJSX0lSUV9TVEFfU0hJRlQgNAo+PiArI2RlZmluZSBTRU5JTkYxX01VWF9J TlRTVEFfU0VOSU5GX0hTSVpFRVJSX0lSUV9TVEFfTUFTSyAoMHgxIDw8IDQpCj4+ICsjZGVmaW5l IFNFTklORjFfTVVYX0lOVFNUQV9TRU5JTkZfU0VOU09SX1ZTSVpFRVJSX0lSUV9TVEFfU0hJRlQg NQo+PiArI2RlZmluZSBTRU5JTkYxX01VWF9JTlRTVEFfU0VOSU5GX1NFTlNPUl9WU0laRUVSUl9J UlFfU1RBX01BU0sgKDB4MSA8PCA1KQo+PiArI2RlZmluZSBTRU5JTkYxX01VWF9JTlRTVEFfU0VO SU5GX1NFTlNPUl9IU0laRUVSUl9JUlFfU1RBX1NISUZUIDYKPj4gKyNkZWZpbmUgU0VOSU5GMV9N VVhfSU5UU1RBX1NFTklORl9TRU5TT1JfSFNJWkVFUlJfSVJRX1NUQV9NQVNLICgweDEgPDwgNikK Pj4gKyNkZWZpbmUgU0VOSU5GMV9NVVhfU0laRSAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgIDB4MEQwQwo+PiArI2RlZmluZSBTRU5JTkYxX01VWF9TSVpFX1NFTklORl9WU0la RV9TSElGVCAgICAwCj4+ICsjZGVmaW5lIFNFTklORjFfTVVYX1NJWkVfU0VOSU5GX1ZTSVpFX01B U0sgICAgICgweGZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GMV9NVVhfU0laRV9TRU5JTkZf SFNJWkVfU0hJRlQgICAgMTYKPj4gKyNkZWZpbmUgU0VOSU5GMV9NVVhfU0laRV9TRU5JTkZfSFNJ WkVfTUFTSyAgICAgKDB4ZmZmZiA8PCAxNikKPj4gKyNkZWZpbmUgU0VOSU5GMV9NVVhfREVCVUdf MSAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MEQxMAo+PiArI2RlZmluZSBT RU5JTkYxX01VWF9ERUJVR18xX0RFQlVHX0lORk9fU0hJRlQgICAwCj4+ICsjZGVmaW5lIFNFTklO RjFfTVVYX0RFQlVHXzFfREVCVUdfSU5GT19NQVNLICAgICgweGZmZmZmZmZmIDw8IDApCj4+ICsj ZGVmaW5lIFNFTklORjFfTVVYX0RFQlVHXzIgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAweDBEMTQKPj4gKyNkZWZpbmUgU0VOSU5GMV9NVVhfREVCVUdfMl9ERUJVR19JTkZPX1NI SUZUICAgMAo+PiArI2RlZmluZSBTRU5JTkYxX01VWF9ERUJVR18yX0RFQlVHX0lORk9fTUFTSyAg ICAoMHhmZmZmZmZmZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkYxX01VWF9ERUJVR18zICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgwRDE4Cj4+ICsjZGVmaW5lIFNFTklORjFf TVVYX0RFQlVHXzNfREVCVUdfSU5GT19TSElGVCAgIDAKPj4gKyNkZWZpbmUgU0VOSU5GMV9NVVhf REVCVUdfM19ERUJVR19JTkZPX01BU0sgICAgKDB4ZmZmZmZmZmYgPDwgMCkKPj4gKyNkZWZpbmUg U0VOSU5GMV9NVVhfREVCVUdfNCAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4 MEQxQwo+PiArI2RlZmluZSBTRU5JTkYxX01VWF9ERUJVR180X0RFQlVHX0lORk9fU0hJRlQgICAw Cj4+ICsjZGVmaW5lIFNFTklORjFfTVVYX0RFQlVHXzRfREVCVUdfSU5GT19NQVNLICAgICgweGZm ZmZmZmZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjFfTVVYX0RFQlVHXzUgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAweDBEMjAKPj4gKyNkZWZpbmUgU0VOSU5GMV9NVVhfREVC VUdfNV9ERUJVR19JTkZPX1NISUZUICAgMAo+PiArI2RlZmluZSBTRU5JTkYxX01VWF9ERUJVR181 X0RFQlVHX0lORk9fTUFTSyAgICAoMHhmZmZmZmZmZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkYx X01VWF9ERUJVR182ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgwRDI0Cj4+ ICsjZGVmaW5lIFNFTklORjFfTVVYX0RFQlVHXzZfREVCVUdfSU5GT19TSElGVCAgIDAKPj4gKyNk ZWZpbmUgU0VOSU5GMV9NVVhfREVCVUdfNl9ERUJVR19JTkZPX01BU0sgICAgKDB4ZmZmZmZmZmYg PDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GMV9NVVhfREVCVUdfNyAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgIDB4MEQyOAo+PiArI2RlZmluZSBTRU5JTkYxX01VWF9ERUJVR183X0RF QlVHX0lORk9fU0hJRlQgICAwCj4+ICsjZGVmaW5lIFNFTklORjFfTVVYX0RFQlVHXzdfREVCVUdf SU5GT19NQVNLICAgICgweGZmZmZmZmZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjFfTVVYX1NQ QVJFICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDBEMkMKPj4gKyNkZWZp bmUgU0VOSU5GMV9NVVhfU1BBUkVfU0VOSU5GX0NSQ19TRUxfU0hJRlQgOQo+PiArI2RlZmluZSBT RU5JTkYxX01VWF9TUEFSRV9TRU5JTkZfQ1JDX1NFTF9NQVNLICAoMHgzIDw8IDkpCj4+ICsjZGVm aW5lIFNFTklORjFfTVVYX1NQQVJFX1NFTklORl9WQ05UX1NFTF9TSElGVCAxMQo+PiArI2RlZmlu ZSBTRU5JTkYxX01VWF9TUEFSRV9TRU5JTkZfVkNOVF9TRUxfTUFTSyAoMHgzIDw8IDExKQo+PiAr I2RlZmluZSBTRU5JTkYxX01VWF9TUEFSRV9TRU5JTkZfRklGT19GVUxMX1NFTF9TSElGVCAxMwo+ PiArI2RlZmluZSBTRU5JTkYxX01VWF9TUEFSRV9TRU5JTkZfRklGT19GVUxMX1NFTF9NQVNLICgw eDEgPDwgMTMpCj4+ICsjZGVmaW5lIFNFTklORjFfTVVYX1NQQVJFX1NFTklORl9TUEFSRV9TSElG VCAgIDE0Cj4+ICsjZGVmaW5lIFNFTklORjFfTVVYX1NQQVJFX1NFTklORl9TUEFSRV9NQVNLICAg ICgweDNmIDw8IDE0KQo+PiArI2RlZmluZSBTRU5JTkYxX01VWF9EQVRBICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgMHgwRDMwCj4+ICsjZGVmaW5lIFNFTklORjFfTVVYX0RB VEFfU0VOSU5GX0RBVEEwX1NISUZUICAgIDAKPj4gKyNkZWZpbmUgU0VOSU5GMV9NVVhfREFUQV9T RU5JTkZfREFUQTBfTUFTSyAgICAgKDB4ZmZmZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkYxX01V WF9EQVRBX1NFTklORl9EQVRBMV9TSElGVCAgICAxNgo+PiArI2RlZmluZSBTRU5JTkYxX01VWF9E QVRBX1NFTklORl9EQVRBMV9NQVNLICAgICAoMHhmZmZmIDw8IDE2KQo+PiArI2RlZmluZSBTRU5J TkYxX01VWF9EQVRBX0NOVCAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgwRDM0 Cj4+ICsjZGVmaW5lIFNFTklORjFfTVVYX0RBVEFfQ05UX1NFTklORl9EQVRBX0NOVF9TSElGVCAw Cj4+ICsjZGVmaW5lIFNFTklORjFfTVVYX0RBVEFfQ05UX1NFTklORl9EQVRBX0NOVF9NQVNLICgw eGZmZmZmZmZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjFfTVVYX0NST1AgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAweDBEMzgKPj4gKyNkZWZpbmUgU0VOSU5GMV9NVVhf Q1JPUF9TRU5JTkZfQ1JPUF9YMV9TSElGVCAgMAo+PiArI2RlZmluZSBTRU5JTkYxX01VWF9DUk9Q X1NFTklORl9DUk9QX1gxX01BU0sgICAoMHhmZmZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjFf TVVYX0NST1BfU0VOSU5GX0NST1BfWDJfU0hJRlQgIDE2Cj4+ICsjZGVmaW5lIFNFTklORjFfTVVY X0NST1BfU0VOSU5GX0NST1BfWDJfTUFTSyAgICgweGZmZmYgPDwgMTYpCj4+ICsjZGVmaW5lIFNF TklORjFfTVVYX0NUUkxfRVhUICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDBE M0MKPj4gKyNkZWZpbmUgU0VOSU5GMV9NVVhfQ1RSTF9FWFRfU0VOSU5GX1NSQ19TRUxfRVhUX1NI SUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GMV9NVVhfQ1RSTF9FWFRfU0VOSU5GX1NSQ19TRUxfRVhU X01BU0sgKDB4MyA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkYxX01VWF9DVFJMX0VYVF9TRU5JTkZf UElYX1NFTF9FWFRfU0hJRlQgNAo+PiArI2RlZmluZSBTRU5JTkYxX01VWF9DVFJMX0VYVF9TRU5J TkZfUElYX1NFTF9FWFRfTUFTSyAoMHgxIDw8IDQpCj4+ICsjZGVmaW5lIFNFTklORl9OM0RfQl9D VEwgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDExMDAKPj4gKyNkZWZp bmUgU0VOSU5GX04zRF9CX0NUTF9NT0RFX1NISUZUICAgICAgICAgICAgMAo+PiArI2RlZmluZSBT RU5JTkZfTjNEX0JfQ1RMX01PREVfTUFTSyAgICAgICAgICAgICAoMHgzIDw8IDApCj4+ICsjZGVm aW5lIFNFTklORl9OM0RfQl9DVExfSTJDMV9FTl9TSElGVCAgICAgICAgIDIKPj4gKyNkZWZpbmUg U0VOSU5GX04zRF9CX0NUTF9JMkMxX0VOX01BU0sgICAgICAgICAgKDB4MSA8PCAyKQo+PiArI2Rl ZmluZSBTRU5JTkZfTjNEX0JfQ1RMX0kyQzJfRU5fU0hJRlQgICAgICAgICAzCj4+ICsjZGVmaW5l IFNFTklORl9OM0RfQl9DVExfSTJDMl9FTl9NQVNLICAgICAgICAgICgweDEgPDwgMykKPj4gKyNk ZWZpbmUgU0VOSU5GX04zRF9CX0NUTF9JMkMxX0lOVF9FTl9TSElGVCAgICAgNAo+PiArI2RlZmlu ZSBTRU5JTkZfTjNEX0JfQ1RMX0kyQzFfSU5UX0VOX01BU0sgICAgICAoMHgxIDw8IDQpCj4+ICsj ZGVmaW5lIFNFTklORl9OM0RfQl9DVExfSTJDMl9JTlRfRU5fU0hJRlQgICAgIDUKPj4gKyNkZWZp bmUgU0VOSU5GX04zRF9CX0NUTF9JMkMyX0lOVF9FTl9NQVNLICAgICAgKDB4MSA8PCA1KQo+PiAr I2RlZmluZSBTRU5JTkZfTjNEX0JfQ1RMX04zRF9FTl9TSElGVCAgICAgICAgICA2Cj4+ICsjZGVm aW5lIFNFTklORl9OM0RfQl9DVExfTjNEX0VOX01BU0sgICAgICAgICAgICgweDEgPDwgNikKPj4g KyNkZWZpbmUgU0VOSU5GX04zRF9CX0NUTF9XMUNMUl9TSElGVCAgICAgICAgICAgNwo+PiArI2Rl ZmluZSBTRU5JTkZfTjNEX0JfQ1RMX1cxQ0xSX01BU0sgICAgICAgICAgICAoMHgxIDw8IDcpCj4+ ICsjZGVmaW5lIFNFTklORl9OM0RfQl9DVExfRElGRl9FTl9TSElGVCAgICAgICAgIDgKPj4gKyNk ZWZpbmUgU0VOSU5GX04zRF9CX0NUTF9ESUZGX0VOX01BU0sgICAgICAgICAgKDB4MSA8PCA4KQo+ PiArI2RlZmluZSBTRU5JTkZfTjNEX0JfQ1RMX0REQkdfU0VMX1NISUZUICAgICAgICA5Cj4+ICsj ZGVmaW5lIFNFTklORl9OM0RfQl9DVExfRERCR19TRUxfTUFTSyAgICAgICAgICgweDcgPDwgOSkK Pj4gKyNkZWZpbmUgU0VOSU5GX04zRF9CX0NUTF9NT0RFMV9EQkdfU0hJRlQgICAgICAgMTIKPj4g KyNkZWZpbmUgU0VOSU5GX04zRF9CX0NUTF9NT0RFMV9EQkdfTUFTSyAgICAgICAgKDB4MSA8PCAx MikKPj4gKyNkZWZpbmUgU0VOSU5GX04zRF9CX0NUTF9TRU4xX1RJTV9FTl9TSElGVCAgICAgMTYK Pj4gKyNkZWZpbmUgU0VOSU5GX04zRF9CX0NUTF9TRU4xX1RJTV9FTl9NQVNLICAgICAgKDB4MSA8 PCAxNikKPj4gKyNkZWZpbmUgU0VOSU5GX04zRF9CX0NUTF9TRU4yX1RJTV9FTl9TSElGVCAgICAg MTcKPj4gKyNkZWZpbmUgU0VOSU5GX04zRF9CX0NUTF9TRU4yX1RJTV9FTl9NQVNLICAgICAgKDB4 MSA8PCAxNykKPj4gKyNkZWZpbmUgU0VOSU5GX04zRF9CX0NUTF9TRU4xX09WX1ZTX0lOVF9FTl9T SElGVCAxOAo+PiArI2RlZmluZSBTRU5JTkZfTjNEX0JfQ1RMX1NFTjFfT1ZfVlNfSU5UX0VOX01B U0sgKDB4MSA8PCAxOCkKPj4gKyNkZWZpbmUgU0VOSU5GX04zRF9CX0NUTF9TRU4yX09WX1ZTX0lO VF9FTl9TSElGVCAxOQo+PiArI2RlZmluZSBTRU5JTkZfTjNEX0JfQ1RMX1NFTjJfT1ZfVlNfSU5U X0VOX01BU0sgKDB4MSA8PCAxOSkKPj4gKyNkZWZpbmUgU0VOSU5GX04zRF9CX0NUTF9IV19TWU5D X01PREVfU0hJRlQgICAgMjAKPj4gKyNkZWZpbmUgU0VOSU5GX04zRF9CX0NUTF9IV19TWU5DX01P REVfTUFTSyAgICAgKDB4MSA8PCAyMCkKPj4gKyNkZWZpbmUgU0VOSU5GX04zRF9CX0NUTF9WQUxJ RF9UR19FTl9TSElGVCAgICAgMjEKPj4gKyNkZWZpbmUgU0VOSU5GX04zRF9CX0NUTF9WQUxJRF9U R19FTl9NQVNLICAgICAgKDB4MSA8PCAyMSkKPj4gKyNkZWZpbmUgU0VOSU5GX04zRF9CX0NUTF9T WU5DX1BJTl9BX0VOX1NISUZUICAgMjIKPj4gKyNkZWZpbmUgU0VOSU5GX04zRF9CX0NUTF9TWU5D X1BJTl9BX0VOX01BU0sgICAgKDB4MSA8PCAyMikKPj4gKyNkZWZpbmUgU0VOSU5GX04zRF9CX0NU TF9TWU5DX1BJTl9BX1BPTEFSSVRZX1NISUZUIDIzCj4+ICsjZGVmaW5lIFNFTklORl9OM0RfQl9D VExfU1lOQ19QSU5fQV9QT0xBUklUWV9NQVNLICgweDEgPDwgMjMpCj4+ICsjZGVmaW5lIFNFTklO Rl9OM0RfQl9DVExfU1lOQ19QSU5fQl9FTl9TSElGVCAgIDI0Cj4+ICsjZGVmaW5lIFNFTklORl9O M0RfQl9DVExfU1lOQ19QSU5fQl9FTl9NQVNLICAgICgweDEgPDwgMjQpCj4+ICsjZGVmaW5lIFNF TklORl9OM0RfQl9DVExfU1lOQ19QSU5fQl9QT0xBUklUWV9TSElGVCAyNQo+PiArI2RlZmluZSBT RU5JTkZfTjNEX0JfQ1RMX1NZTkNfUElOX0JfUE9MQVJJVFlfTUFTSyAoMHgxIDw8IDI1KQo+PiAr I2RlZmluZSBTRU5JTkZfTjNEX0JfUE9TICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgMHgxMTA0Cj4+ICsjZGVmaW5lIFNFTklORl9OM0RfQl9QT1NfTjNEX1BPU19TSElGVCAg ICAgICAgIDAKPj4gKyNkZWZpbmUgU0VOSU5GX04zRF9CX1BPU19OM0RfUE9TX01BU0sgICAgICAg ICAgKDB4ZmZmZmZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GX04zRF9CX1RSSUcgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MTEwOAo+PiArI2RlZmluZSBTRU5JTkZf TjNEX0JfVFJJR19JMkNBX1RSSUdfU0hJRlQgICAgICAwCj4+ICsjZGVmaW5lIFNFTklORl9OM0Rf Ql9UUklHX0kyQ0FfVFJJR19NQVNLICAgICAgICgweDEgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5G X04zRF9CX1RSSUdfSTJDQl9UUklHX1NISUZUICAgICAgMQo+PiArI2RlZmluZSBTRU5JTkZfTjNE X0JfVFJJR19JMkNCX1RSSUdfTUFTSyAgICAgICAoMHgxIDw8IDEpCj4+ICsjZGVmaW5lIFNFTklO Rl9OM0RfQl9JTlQgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDExMEMK Pj4gKyNkZWZpbmUgU0VOSU5GX04zRF9CX0lOVF9JMkMxX0lOVF9TSElGVCAgICAgICAgMAo+PiAr I2RlZmluZSBTRU5JTkZfTjNEX0JfSU5UX0kyQzFfSU5UX01BU0sgICAgICAgICAoMHgxIDw8IDAp Cj4+ICsjZGVmaW5lIFNFTklORl9OM0RfQl9JTlRfSTJDMl9JTlRfU0hJRlQgICAgICAgIDEKPj4g KyNkZWZpbmUgU0VOSU5GX04zRF9CX0lOVF9JMkMyX0lOVF9NQVNLICAgICAgICAgKDB4MSA8PCAx KQo+PiArI2RlZmluZSBTRU5JTkZfTjNEX0JfSU5UX0RJRkZfSU5UX1NISUZUICAgICAgICAyCj4+ ICsjZGVmaW5lIFNFTklORl9OM0RfQl9JTlRfRElGRl9JTlRfTUFTSyAgICAgICAgICgweDEgPDwg MikKPj4gKyNkZWZpbmUgU0VOSU5GX04zRF9CX0lOVF9TRU4xX09WX1ZTX0lOVF9TSElGVCAgNAo+ PiArI2RlZmluZSBTRU5JTkZfTjNEX0JfSU5UX1NFTjFfT1ZfVlNfSU5UX01BU0sgICAoMHgxIDw8 IDQpCj4+ICsjZGVmaW5lIFNFTklORl9OM0RfQl9JTlRfU0VOMl9PVl9WU19JTlRfU0hJRlQgIDUK Pj4gKyNkZWZpbmUgU0VOSU5GX04zRF9CX0lOVF9TRU4yX09WX1ZTX0lOVF9NQVNLICAgKDB4MSA8 PCA1KQo+PiArI2RlZmluZSBTRU5JTkZfTjNEX0JfQ05UMCAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgMHgxMTEwCj4+ICsjZGVmaW5lIFNFTklORl9OM0RfQl9DTlQwX04zRF9D TlQwX1NISUZUICAgICAgIDAKPj4gKyNkZWZpbmUgU0VOSU5GX04zRF9CX0NOVDBfTjNEX0NOVDBf TUFTSyAgICAgICAgKDB4ZmZmZmZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GX04zRF9CX0NO VDEgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MTExNAo+PiArI2RlZmlu ZSBTRU5JTkZfTjNEX0JfQ05UMV9OM0RfQ05UMV9TSElGVCAgICAgICAwCj4+ICsjZGVmaW5lIFNF TklORl9OM0RfQl9DTlQxX04zRF9DTlQxX01BU0sgICAgICAgICgweGZmZmZmZmZmIDw8IDApCj4+ ICsjZGVmaW5lIFNFTklORl9OM0RfQl9EQkcgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAweDExMTgKPj4gKyNkZWZpbmUgU0VOSU5GX04zRF9CX0RCR19OM0RfREJHX1NISUZU ICAgICAgICAgMAo+PiArI2RlZmluZSBTRU5JTkZfTjNEX0JfREJHX04zRF9EQkdfTUFTSyAgICAg ICAgICAoMHhmZmZmZmZmZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkZfTjNEX0JfRElGRl9USFIg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgxMTFDCj4+ICsjZGVmaW5lIFNFTklO Rl9OM0RfQl9ESUZGX1RIUl9OM0RfRElGRl9USFJfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkZf TjNEX0JfRElGRl9USFJfTjNEX0RJRkZfVEhSX01BU0sgKDB4ZmZmZmZmZmYgPDwgMCkKPj4gKyNk ZWZpbmUgU0VOSU5GX04zRF9CX0RJRkZfQ05UICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgIDB4MTEyMAo+PiArI2RlZmluZSBTRU5JTkZfTjNEX0JfRElGRl9DTlRfTjNEX0RJRkZfQ05U X1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GX04zRF9CX0RJRkZfQ05UX04zRF9ESUZGX0NOVF9N QVNLICgweGZmZmZmZmZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORl9OM0RfQl9EQkdfMSAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDExMjQKPj4gKyNkZWZpbmUgU0VOSU5G X04zRF9CX0RCR18xX04zRF9EQkdfMV9TSElGVCAgICAgMAo+PiArI2RlZmluZSBTRU5JTkZfTjNE X0JfREJHXzFfTjNEX0RCR18xX01BU0sgICAgICAoMHhmZmZmZmZmZiA8PCAwKQo+PiArI2RlZmlu ZSBTRU5JTkZfTjNEX0JfVkFMSURfVEdfQ05UICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg MHgxMTI4Cj4+ICsjZGVmaW5lIFNFTklORl9OM0RfQl9WQUxJRF9UR19DTlRfTjNEX1ZBTElEX1RH X0NOVF9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORl9OM0RfQl9WQUxJRF9UR19DTlRfTjNEX1ZB TElEX1RHX0NOVF9NQVNLICgweGZmZmZmZmZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORl9OM0Rf Ql9TWU5DX0FfUEVSSU9EICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDExMkMKPj4gKyNk ZWZpbmUgU0VOSU5GX04zRF9CX1NZTkNfQV9QRVJJT0RfTjNEX1NZTkNfQV9QRVJJT0RfU0hJRlQg MAo+PiArI2RlZmluZSBTRU5JTkZfTjNEX0JfU1lOQ19BX1BFUklPRF9OM0RfU1lOQ19BX1BFUklP RF9NQVNLICgweGZmZmZmZmZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORl9OM0RfQl9TWU5DX0Jf UEVSSU9EICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDExMzAKPj4gKyNkZWZpbmUgU0VO SU5GX04zRF9CX1NZTkNfQl9QRVJJT0RfTjNEX1NZTkNfQl9QRVJJT0RfU0hJRlQgMAo+PiArI2Rl ZmluZSBTRU5JTkZfTjNEX0JfU1lOQ19CX1BFUklPRF9OM0RfU1lOQ19CX1BFUklPRF9NQVNLICgw eGZmZmZmZmZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORl9OM0RfQl9TWU5DX0FfUFVMU0VfTEVO ICAgICAgICAgICAgICAgICAgICAgICAgICAweDExMzQKPj4gKyNkZWZpbmUgU0VOSU5GX04zRF9C X1NZTkNfQV9QVUxTRV9MRU5fTjNEX1NZTkNfQV9QVUxTRV9MRU5fU0hJRlQgMAo+PiArI2RlZmlu ZSBTRU5JTkZfTjNEX0JfU1lOQ19BX1BVTFNFX0xFTl9OM0RfU1lOQ19BX1BVTFNFX0xFTl9NQVNL IFwKPj4gKygweGZmZmZmZmZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORl9OM0RfQl9TWU5DX0Jf UFVMU0VfTEVOICAgICAgICAgICAgICAgICAgICAgICAgICAweDExMzgKPj4gKyNkZWZpbmUgU0VO SU5GX04zRF9CX1NZTkNfQl9QVUxTRV9MRU5fTjNEX1NZTkNfQl9QVUxTRV9MRU5fU0hJRlQgMAo+ PiArI2RlZmluZSBTRU5JTkZfTjNEX0JfU1lOQ19CX1BVTFNFX0xFTl9OM0RfU1lOQ19CX1BVTFNF X0xFTl9NQVNLIFwKPj4gKygweGZmZmZmZmZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORl9OM0Rf Ql9TVUJfQ05UICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDExM0MKPj4gKyNk ZWZpbmUgU0VOSU5GX04zRF9CX1NVQl9DTlRfVlMxX1NVQl9DTlRfU0hJRlQgMAo+PiArI2RlZmlu ZSBTRU5JTkZfTjNEX0JfU1VCX0NOVF9WUzFfU1VCX0NOVF9NQVNLICAoMHgzZiA8PCAwKQo+PiAr I2RlZmluZSBTRU5JTkZfTjNEX0JfU1VCX0NOVF9WUzFfU1VCX0NOVF9FTl9TSElGVCA2Cj4+ICsj ZGVmaW5lIFNFTklORl9OM0RfQl9TVUJfQ05UX1ZTMV9TVUJfQ05UX0VOX01BU0sgKDB4MSA8PCA2 KQo+PiArI2RlZmluZSBTRU5JTkZfTjNEX0JfU1VCX0NOVF9TWU5DX1BJTl9BX1JFU0VUX1NFTF9T SElGVCA3Cj4+ICsjZGVmaW5lIFNFTklORl9OM0RfQl9TVUJfQ05UX1NZTkNfUElOX0FfUkVTRVRf U0VMX01BU0sgKDB4MSA8PCA3KQo+PiArI2RlZmluZSBTRU5JTkZfTjNEX0JfU1VCX0NOVF9TWU5D X1BJTl9CX1JFU0VUX1NFTF9TSElGVCA4Cj4+ICsjZGVmaW5lIFNFTklORl9OM0RfQl9TVUJfQ05U X1NZTkNfUElOX0JfUkVTRVRfU0VMX01BU0sgKDB4MSA8PCA4KQo+PiArI2RlZmluZSBTRU5JTkZf TjNEX0JfU1VCX0NOVF9TWU5DX1BJTl9BX1JFU0VUX1NFTF9FTl9TSElGVCA5Cj4+ICsjZGVmaW5l IFNFTklORl9OM0RfQl9TVUJfQ05UX1NZTkNfUElOX0FfUkVTRVRfU0VMX0VOX01BU0sgKDB4MSA8 PCA5KQo+PiArI2RlZmluZSBTRU5JTkZfTjNEX0JfU1VCX0NOVF9TWU5DX1BJTl9CX1JFU0VUX1NF TF9FTl9TSElGVCAxMAo+PiArI2RlZmluZSBTRU5JTkZfTjNEX0JfU1VCX0NOVF9TWU5DX1BJTl9C X1JFU0VUX1NFTF9FTl9NQVNLICgweDEgPDwgMTApCj4+ICsjZGVmaW5lIFNFTklORl9OM0RfQl9T VUJfQ05UX1ZTMl9TVUJfQ05UX1NISUZUIDE2Cj4+ICsjZGVmaW5lIFNFTklORl9OM0RfQl9TVUJf Q05UX1ZTMl9TVUJfQ05UX01BU0sgICgweDNmIDw8IDE2KQo+PiArI2RlZmluZSBTRU5JTkZfTjNE X0JfU1VCX0NOVF9WUzJfU1VCX0NOVF9FTl9TSElGVCAyMgo+PiArI2RlZmluZSBTRU5JTkZfTjNE X0JfU1VCX0NOVF9WUzJfU1VCX0NOVF9FTl9NQVNLICgweDEgPDwgMjIpCj4+ICsjZGVmaW5lIFNF TklORl9OM0RfQl9WU1lOQ19DTlQgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDEx NDAKPj4gKyNkZWZpbmUgU0VOSU5GX04zRF9CX1ZTWU5DX0NOVF9OM0RfVlNZTkNfMV9DTlRfU0hJ RlQgMAo+PiArI2RlZmluZSBTRU5JTkZfTjNEX0JfVlNZTkNfQ05UX04zRF9WU1lOQ18xX0NOVF9N QVNLICgweGZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GMl9DVFJMICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MTIwMAo+PiArI2RlZmluZSBTRU5JTkYyX0NU UkxfU0VOSU5GX0VOX1NISUZUICAgICAgICAgICAwCj4+ICsjZGVmaW5lIFNFTklORjJfQ1RSTF9T RU5JTkZfRU5fTUFTSyAgICAgICAgICAgICgweDEgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GMl9D VFJMX05DU0kyX1NXX1JTVF9TSElGVCAgICAgICAgMQo+PiArI2RlZmluZSBTRU5JTkYyX0NUUkxf TkNTSTJfU1dfUlNUX01BU0sgICAgICAgICAoMHgxIDw8IDEpCj4+ICsjZGVmaW5lIFNFTklORjJf Q1RSTF9PQ1NJMl9TV19SU1RfU0hJRlQgICAgICAgIDIKPj4gKyNkZWZpbmUgU0VOSU5GMl9DVFJM X09DU0kyX1NXX1JTVF9NQVNLICAgICAgICAgKDB4MSA8PCAyKQo+PiArI2RlZmluZSBTRU5JTkYy X0NUUkxfQ0NJUl9TV19SU1RfU0hJRlQgICAgICAgICAzCj4+ICsjZGVmaW5lIFNFTklORjJfQ1RS TF9DQ0lSX1NXX1JTVF9NQVNLICAgICAgICAgICgweDEgPDwgMykKPj4gKyNkZWZpbmUgU0VOSU5G Ml9DVFJMX0NLR0VOX1NXX1JTVF9TSElGVCAgICAgICAgNAo+PiArI2RlZmluZSBTRU5JTkYyX0NU UkxfQ0tHRU5fU1dfUlNUX01BU0sgICAgICAgICAoMHgxIDw8IDQpCj4+ICsjZGVmaW5lIFNFTklO RjJfQ1RSTF9URVNUX01PREVMX1NXX1JTVF9TSElGVCAgIDUKPj4gKyNkZWZpbmUgU0VOSU5GMl9D VFJMX1RFU1RfTU9ERUxfU1dfUlNUX01BU0sgICAgKDB4MSA8PCA1KQo+PiArI2RlZmluZSBTRU5J TkYyX0NUUkxfU0NBTV9TV19SU1RfU0hJRlQgICAgICAgICA2Cj4+ICsjZGVmaW5lIFNFTklORjJf Q1RSTF9TQ0FNX1NXX1JTVF9NQVNLICAgICAgICAgICgweDEgPDwgNikKPj4gKyNkZWZpbmUgU0VO SU5GMl9DVFJMX0NTSTJfU1dfUlNUX1NISUZUICAgICAgICAgNwo+PiArI2RlZmluZSBTRU5JTkYy X0NUUkxfQ1NJMl9TV19SU1RfTUFTSyAgICAgICAgICAoMHgxIDw8IDcpCj4+ICsjZGVmaW5lIFNF TklORjJfQ1RSTF9DU0kzX1NXX1JTVF9TSElGVCAgICAgICAgIDgKPj4gKyNkZWZpbmUgU0VOSU5G Ml9DVFJMX0NTSTNfU1dfUlNUX01BU0sgICAgICAgICAgKDB4MSA8PCA4KQo+PiArI2RlZmluZSBT RU5JTkYyX0NUUkxfU0VOSU5GX1NSQ19TRUxfU0hJRlQgICAgICAxMgo+PiArI2RlZmluZSBTRU5J TkYyX0NUUkxfU0VOSU5GX1NSQ19TRUxfTUFTSyAgICAgICAoMHhmIDw8IDEyKQo+PiArI2RlZmlu ZSBTRU5JTkYyX0NUUkxfU0VOSU5GX0RFQlVHX1NFTF9TSElGVCAgICAyMAo+PiArI2RlZmluZSBT RU5JTkYyX0NUUkxfU0VOSU5GX0RFQlVHX1NFTF9NQVNLICAgICAoMHhmIDw8IDIwKQo+PiArI2Rl ZmluZSBTRU5JTkYyX0NUUkxfUEFEMkNBTV9EQVRBX1NFTF9TSElGVCAgICAyOAo+PiArI2RlZmlu ZSBTRU5JTkYyX0NUUkxfUEFEMkNBTV9EQVRBX1NFTF9NQVNLICAgICAoMHg3IDw8IDI4KQo+PiAr I2RlZmluZSBTRU5JTkYyX0NUUkxfRVhUICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgMHgxMjA0Cj4+ICsjZGVmaW5lIFNFTklORjJfQ1RSTF9FWFRfU0VOSU5GX09DU0kyX0lQ X0VOX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GMl9DVFJMX0VYVF9TRU5JTkZfT0NTSTJfSVBf RU5fTUFTSyAoMHgxIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjJfQ1RSTF9FWFRfU0VOSU5GX1RF U1RNRExfSVBfRU5fU0hJRlQgMQo+PiArI2RlZmluZSBTRU5JTkYyX0NUUkxfRVhUX1NFTklORl9U RVNUTURMX0lQX0VOX01BU0sgKDB4MSA8PCAxKQo+PiArI2RlZmluZSBTRU5JTkYyX0NUUkxfRVhU X1NFTklORl9TQ0FNX0lQX0VOX1NISUZUIDQKPj4gKyNkZWZpbmUgU0VOSU5GMl9DVFJMX0VYVF9T RU5JTkZfU0NBTV9JUF9FTl9NQVNLICgweDEgPDwgNCkKPj4gKyNkZWZpbmUgU0VOSU5GMl9DVFJM X0VYVF9TRU5JTkZfTkNTSTJfSVBfRU5fU0hJRlQgNQo+PiArI2RlZmluZSBTRU5JTkYyX0NUUkxf RVhUX1NFTklORl9OQ1NJMl9JUF9FTl9NQVNLICgweDEgPDwgNSkKPj4gKyNkZWZpbmUgU0VOSU5G Ml9DVFJMX0VYVF9TRU5JTkZfQ1NJMl9JUF9FTl9TSElGVCA2Cj4+ICsjZGVmaW5lIFNFTklORjJf Q1RSTF9FWFRfU0VOSU5GX0NTSTJfSVBfRU5fTUFTSyAoMHgxIDw8IDYpCj4+ICsjZGVmaW5lIFNF TklORjJfQ1RSTF9FWFRfU0VOSU5GX0NTSTNfSVBfRU5fU0hJRlQgNwo+PiArI2RlZmluZSBTRU5J TkYyX0NUUkxfRVhUX1NFTklORl9DU0kzX0lQX0VOX01BU0sgKDB4MSA8PCA3KQo+PiArI2RlZmlu ZSBTRU5JTkYyX0NUUkxfRVhUX1NFTklORl9TUkNfU0VMX0VYVF9TSElGVCAxNgo+PiArI2RlZmlu ZSBTRU5JTkYyX0NUUkxfRVhUX1NFTklORl9TUkNfU0VMX0VYVF9NQVNLICgweDMgPDwgMTYpCj4+ ICsjZGVmaW5lIFNFTklORjJfQVNZTkNfQ1RSTCAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAweDEyMDgKPj4gKyNkZWZpbmUgU0VOSU5GMl9BU1lOQ19DVFJMX1NFTklORl9BU1lO Q19GSUZPX1JTVF9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjJfQVNZTkNfQ1RSTF9TRU5JTkZf QVNZTkNfRklGT19SU1RfTUFTSyAoMHgxIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjJfQVNZTkNf Q1RSTF9TRU5JTkZfSFNZTkNfTUFTS19TSElGVCAxCj4+ICsjZGVmaW5lIFNFTklORjJfQVNZTkNf Q1RSTF9TRU5JTkZfSFNZTkNfTUFTS19NQVNLICgweDEgPDwgMSkKPj4gKyNkZWZpbmUgU0VOSU5G Ml9BU1lOQ19DVFJMX1NFTklORl9WU1lOQ19QT0xfU0hJRlQgMgo+PiArI2RlZmluZSBTRU5JTkYy X0FTWU5DX0NUUkxfU0VOSU5GX1ZTWU5DX1BPTF9NQVNLICgweDEgPDwgMikKPj4gKyNkZWZpbmUg U0VOSU5GMl9BU1lOQ19DVFJMX1NFTklORl9IU1lOQ19QT0xfU0hJRlQgMwo+PiArI2RlZmluZSBT RU5JTkYyX0FTWU5DX0NUUkxfU0VOSU5GX0hTWU5DX1BPTF9NQVNLICgweDEgPDwgMykKPj4gKyNk ZWZpbmUgU0VOSU5GMl9BU1lOQ19DVFJMX0ZJRk9fUFVTSF9FTl9TSElGVCAgMTYKPj4gKyNkZWZp bmUgU0VOSU5GMl9BU1lOQ19DVFJMX0ZJRk9fUFVTSF9FTl9NQVNLICAgKDB4M2YgPDwgMTYpCj4+ ICsjZGVmaW5lIFNFTklORjJfQVNZTkNfQ1RSTF9GSUZPX0ZMVVNIX0VOX1NISUZUIDI0Cj4+ICsj ZGVmaW5lIFNFTklORjJfQVNZTkNfQ1RSTF9GSUZPX0ZMVVNIX0VOX01BU0sgICgweDNmIDw8IDI0 KQo+PiArI2RlZmluZSBTRU5JTkZfVEcyX1BIX0NOVCAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgMHgxNjAwCj4+ICsjZGVmaW5lIFNFTklORl9URzJfUEhfQ05UX1RHQ0xLX1NF TF9TSElGVCAgICAgIDAKPj4gKyNkZWZpbmUgU0VOSU5GX1RHMl9QSF9DTlRfVEdDTEtfU0VMX01B U0sgICAgICAgKDB4MyA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkZfVEcyX1BIX0NOVF9DTEtGTF9Q T0xfU0hJRlQgICAgICAyCj4+ICsjZGVmaW5lIFNFTklORl9URzJfUEhfQ05UX0NMS0ZMX1BPTF9N QVNLICAgICAgICgweDEgPDwgMikKPj4gKyNkZWZpbmUgU0VOSU5GX1RHMl9QSF9DTlRfRVhUX1JT VF9TSElGVCAgICAgICAgNAo+PiArI2RlZmluZSBTRU5JTkZfVEcyX1BIX0NOVF9FWFRfUlNUX01B U0sgICAgICAgICAoMHgxIDw8IDQpCj4+ICsjZGVmaW5lIFNFTklORl9URzJfUEhfQ05UX0VYVF9Q V1JETl9TSElGVCAgICAgIDUKPj4gKyNkZWZpbmUgU0VOSU5GX1RHMl9QSF9DTlRfRVhUX1BXUkRO X01BU0sgICAgICAgKDB4MSA8PCA1KQo+PiArI2RlZmluZSBTRU5JTkZfVEcyX1BIX0NOVF9QQURf UENMS19JTlZfU0hJRlQgICA2Cj4+ICsjZGVmaW5lIFNFTklORl9URzJfUEhfQ05UX1BBRF9QQ0xL X0lOVl9NQVNLICAgICgweDEgPDwgNikKPj4gKyNkZWZpbmUgU0VOSU5GX1RHMl9QSF9DTlRfQ0FN X1BDTEtfSU5WX1NISUZUICAgNwo+PiArI2RlZmluZSBTRU5JTkZfVEcyX1BIX0NOVF9DQU1fUENM S19JTlZfTUFTSyAgICAoMHgxIDw8IDcpCj4+ICsjZGVmaW5lIFNFTklORl9URzJfUEhfQ05UX0NM S1BPTF9TSElGVCAgICAgICAgIDI4Cj4+ICsjZGVmaW5lIFNFTklORl9URzJfUEhfQ05UX0NMS1BP TF9NQVNLICAgICAgICAgICgweDEgPDwgMjgpCj4+ICsjZGVmaW5lIFNFTklORl9URzJfUEhfQ05U X0FEQ0xLX0VOX1NISUZUICAgICAgIDI5Cj4+ICsjZGVmaW5lIFNFTklORl9URzJfUEhfQ05UX0FE Q0xLX0VOX01BU0sgICAgICAgICgweDEgPDwgMjkpCj4+ICsjZGVmaW5lIFNFTklORl9URzJfUEhf Q05UX1BDRU5fU0hJRlQgICAgICAgICAgIDMxCj4+ICsjZGVmaW5lIFNFTklORl9URzJfUEhfQ05U X1BDRU5fTUFTSyAgICAgICAgICAgICgweDEgPDwgMzEpCj4+ICsjZGVmaW5lIFNFTklORl9URzJf U0VOX0NLICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDE2MDQKPj4gKyNk ZWZpbmUgU0VOSU5GX1RHMl9TRU5fQ0tfQ0xLRkxfU0hJRlQgICAgICAgICAgMAo+PiArI2RlZmlu ZSBTRU5JTkZfVEcyX1NFTl9DS19DTEtGTF9NQVNLICAgICAgICAgICAoMHgzZiA8PCAwKQo+PiAr I2RlZmluZSBTRU5JTkZfVEcyX1NFTl9DS19DTEtSU19TSElGVCAgICAgICAgICA4Cj4+ICsjZGVm aW5lIFNFTklORl9URzJfU0VOX0NLX0NMS1JTX01BU0sgICAgICAgICAgICgweDNmIDw8IDgpCj4+ ICsjZGVmaW5lIFNFTklORl9URzJfU0VOX0NLX0NMS0NOVF9TSElGVCAgICAgICAgIDE2Cj4+ICsj ZGVmaW5lIFNFTklORl9URzJfU0VOX0NLX0NMS0NOVF9NQVNLICAgICAgICAgICgweDNmIDw8IDE2 KQo+PiArI2RlZmluZSBTRU5JTkZfVEcyX1RNX0NUTCAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgMHgxNjA4Cj4+ICsjZGVmaW5lIFNFTklORl9URzJfVE1fQ1RMX1RNX0VOX1NI SUZUICAgICAgICAgIDAKPj4gKyNkZWZpbmUgU0VOSU5GX1RHMl9UTV9DVExfVE1fRU5fTUFTSyAg ICAgICAgICAgKDB4MSA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkZfVEcyX1RNX0NUTF9UTV9SU1Rf U0hJRlQgICAgICAgICAxCj4+ICsjZGVmaW5lIFNFTklORl9URzJfVE1fQ1RMX1RNX1JTVF9NQVNL ICAgICAgICAgICgweDEgPDwgMSkKPj4gKyNkZWZpbmUgU0VOSU5GX1RHMl9UTV9DVExfVE1fRk1U X1NISUZUICAgICAgICAgMgo+PiArI2RlZmluZSBTRU5JTkZfVEcyX1RNX0NUTF9UTV9GTVRfTUFT SyAgICAgICAgICAoMHgxIDw8IDIpCj4+ICsjZGVmaW5lIFNFTklORl9URzJfVE1fQ1RMX1RNX1BB VF9TSElGVCAgICAgICAgIDQKPj4gKyNkZWZpbmUgU0VOSU5GX1RHMl9UTV9DVExfVE1fUEFUX01B U0sgICAgICAgICAgKDB4ZiA8PCA0KQo+PiArI2RlZmluZSBTRU5JTkZfVEcyX1RNX0NUTF9UTV9W U1lOQ19TSElGVCAgICAgICA4Cj4+ICsjZGVmaW5lIFNFTklORl9URzJfVE1fQ1RMX1RNX1ZTWU5D X01BU0sgICAgICAgICgweGZmIDw8IDgpCj4+ICsjZGVmaW5lIFNFTklORl9URzJfVE1fQ1RMX1RN X0RVTU1ZUFhMX1NISUZUICAgIDE2Cj4+ICsjZGVmaW5lIFNFTklORl9URzJfVE1fQ1RMX1RNX0RV TU1ZUFhMX01BU0sgICAgICgweGZmIDw8IDE2KQo+PiArI2RlZmluZSBTRU5JTkZfVEcyX1RNX1NJ WkUgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgxNjBDCj4+ICsjZGVmaW5l IFNFTklORl9URzJfVE1fU0laRV9UTV9QWExfU0hJRlQgICAgICAgIDAKPj4gKyNkZWZpbmUgU0VO SU5GX1RHMl9UTV9TSVpFX1RNX1BYTF9NQVNLICAgICAgICAgKDB4MWZmZiA8PCAwKQo+PiArI2Rl ZmluZSBTRU5JTkZfVEcyX1RNX1NJWkVfVE1fTElORV9TSElGVCAgICAgICAxNgo+PiArI2RlZmlu ZSBTRU5JTkZfVEcyX1RNX1NJWkVfVE1fTElORV9NQVNLICAgICAgICAoMHgzZmZmIDw8IDE2KQo+ PiArI2RlZmluZSBTRU5JTkZfVEcyX1RNX0NMSyAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgMHgxNjEwCj4+ICsjZGVmaW5lIFNFTklORl9URzJfVE1fQ0xLX1RNX0NMS19DTlRf U0hJRlQgICAgIDAKPj4gKyNkZWZpbmUgU0VOSU5GX1RHMl9UTV9DTEtfVE1fQ0xLX0NOVF9NQVNL ICAgICAgKDB4ZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkZfVEcyX1RNX0NMS19UTV9DTFJCQVJf T0ZUX1NISUZUICAxNgo+PiArI2RlZmluZSBTRU5JTkZfVEcyX1RNX0NMS19UTV9DTFJCQVJfT0ZU X01BU0sgICAoMHgzZmYgPDwgMTYpCj4+ICsjZGVmaW5lIFNFTklORl9URzJfVE1fQ0xLX1RNX0NM UkJBUl9JRFhfU0hJRlQgIDI4Cj4+ICsjZGVmaW5lIFNFTklORl9URzJfVE1fQ0xLX1RNX0NMUkJB Ul9JRFhfTUFTSyAgICgweDcgPDwgMjgpCj4+ICsjZGVmaW5lIFNFTklORl9URzJfVE1fU1RQICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDE2MTQKPj4gKyNkZWZpbmUgU0VO SU5GX1RHMl9UTV9TVFBfVEcxX1RNX1NUUF9TSElGVCAgICAgMAo+PiArI2RlZmluZSBTRU5JTkZf VEcyX1RNX1NUUF9URzFfVE1fU1RQX01BU0sgICAgICAoMHhmZmZmZmZmZiA8PCAwKQo+PiArI2Rl ZmluZSBNSVBJX1JYX0NPTjI0X0NTSTEgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgMHgxODI0Cj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMjRfQ1NJMV9DU0kwX0JJU1RfTlVNX1NI SUZUIDAKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04yNF9DU0kxX0NTSTBfQklTVF9OVU1fTUFTSyAg KDB4MyA8PCAwKQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjI0X0NTSTFfQ1NJMF9CSVNUX0VOX1NI SUZUICAyCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMjRfQ1NJMV9DU0kwX0JJU1RfRU5fTUFTSyAg ICgweDEgPDwgMikKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04yNF9DU0kxX0NTSTBfQklTVF9GSVhf UEFUX1NISUZUIDUKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04yNF9DU0kxX0NTSTBfQklTVF9GSVhf UEFUX01BU0sgKDB4MSA8PCA1KQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjI0X0NTSTFfQ1NJMF9C SVNUX0NMS19TRUxfU0hJRlQgNgo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjI0X0NTSTFfQ1NJMF9C SVNUX0NMS19TRUxfTUFTSyAoMHgxIDw8IDYpCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMjRfQ1NJ MV9DU0kwX0JJU1RfQ0xLNFhfU0VMX1NISUZUIDcKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04yNF9D U0kxX0NTSTBfQklTVF9DTEs0WF9TRUxfTUFTSyAoMHgxIDw8IDcpCj4+ICsjZGVmaW5lIE1JUElf UlhfQ09OMjRfQ1NJMV9DU0kwX0JJU1RfVEVSTV9ERUxBWV9TSElGVCA4Cj4+ICsjZGVmaW5lIE1J UElfUlhfQ09OMjRfQ1NJMV9DU0kwX0JJU1RfVEVSTV9ERUxBWV9NQVNLICgweGZmIDw8IDgpCj4+ ICsjZGVmaW5lIE1JUElfUlhfQ09OMjRfQ1NJMV9DU0kwX0JJU1RfU0VUVExFX0RFTEFZX1NISUZU IDE2Cj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMjRfQ1NJMV9DU0kwX0JJU1RfU0VUVExFX0RFTEFZ X01BU0sgKDB4ZmYgPDwgMTYpCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMjRfQ1NJMV9DU0kwX0JJ U1RfTE4wX01VWF9TSElGVCAyNAo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjI0X0NTSTFfQ1NJMF9C SVNUX0xOMF9NVVhfTUFTSyAoMHgzIDw8IDI0KQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjI0X0NT STFfQ1NJMF9CSVNUX0xOMV9NVVhfU0hJRlQgMjYKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04yNF9D U0kxX0NTSTBfQklTVF9MTjFfTVVYX01BU0sgKDB4MyA8PCAyNikKPj4gKyNkZWZpbmUgTUlQSV9S WF9DT04yNF9DU0kxX0NTSTBfQklTVF9MTjJfTVVYX1NISUZUIDI4Cj4+ICsjZGVmaW5lIE1JUElf UlhfQ09OMjRfQ1NJMV9DU0kwX0JJU1RfTE4yX01VWF9NQVNLICgweDMgPDwgMjgpCj4+ICsjZGVm aW5lIE1JUElfUlhfQ09OMjRfQ1NJMV9DU0kwX0JJU1RfTE4zX01VWF9TSElGVCAzMAo+PiArI2Rl ZmluZSBNSVBJX1JYX0NPTjI0X0NTSTFfQ1NJMF9CSVNUX0xOM19NVVhfTUFTSyAoMHgzIDw8IDMw KQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjI4X0NTSTEgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgMHgxODI4Cj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMjhfQ1NJMV9DU0kwX0JJ U1RfU1RBUlRfU0hJRlQgMAo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjI4X0NTSTFfQ1NJMF9CSVNU X1NUQVJUX01BU0sgKDB4MSA8PCAwKQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjI4X0NTSTFfQ1NJ MF9CSVNUX0RBVEFfT0tfU0hJRlQgMQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjI4X0NTSTFfQ1NJ MF9CSVNUX0RBVEFfT0tfTUFTSyAoMHgxIDw8IDEpCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMjhf Q1NJMV9DU0kwX0JJU1RfSFNfRlNNX09LX1NISUZUIDIKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04y OF9DU0kxX0NTSTBfQklTVF9IU19GU01fT0tfTUFTSyAoMHgxIDw8IDIpCj4+ICsjZGVmaW5lIE1J UElfUlhfQ09OMjhfQ1NJMV9DU0kwX0JJU1RfTEFORV9GU01fT0tfU0hJRlQgMwo+PiArI2RlZmlu ZSBNSVBJX1JYX0NPTjI4X0NTSTFfQ1NJMF9CSVNUX0xBTkVfRlNNX09LX01BU0sgKDB4MSA8PCAz KQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjI4X0NTSTFfQ1NJMF9CSVNUX0NTSTJfREFUQV9PS19T SElGVCA0Cj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMjhfQ1NJMV9DU0kwX0JJU1RfQ1NJMl9EQVRB X09LX01BU0sgKDB4MSA8PCA0KQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjM0X0NTSTEgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgxODM0Cj4+ICsjZGVmaW5lIE1JUElfUlhf Q09OMzRfQ1NJMV9CSVNUX01PREVfU0hJRlQgICAgIDAKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04z NF9DU0kxX0JJU1RfTU9ERV9NQVNLICAgICAgKDB4MSA8PCAwKQo+PiArI2RlZmluZSBNSVBJX1JY X0NPTjM0X0NTSTFfQ1NJMF9CSVNUX0hTREVUX01VWF9TSElGVCAyMgo+PiArI2RlZmluZSBNSVBJ X1JYX0NPTjM0X0NTSTFfQ1NJMF9CSVNUX0hTREVUX01VWF9NQVNLICgweDMgPDwgMjIpCj4+ICsj ZGVmaW5lIE1JUElfUlhfQ09OMzRfQ1NJMV9DU0kwX0JJU1RfTE40X01VWF9TSElGVCAyNAo+PiAr I2RlZmluZSBNSVBJX1JYX0NPTjM0X0NTSTFfQ1NJMF9CSVNUX0xONF9NVVhfTUFTSyAoMHgzIDw8 IDI0KQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjM0X0NTSTFfQ1NJMF9CSVNUX0xONV9NVVhfU0hJ RlQgMjYKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04zNF9DU0kxX0NTSTBfQklTVF9MTjVfTVVYX01B U0sgKDB4MyA8PCAyNikKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04zNF9DU0kxX0NTSTBfQklTVF9M TjZfTVVYX1NISUZUIDI4Cj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMzRfQ1NJMV9DU0kwX0JJU1Rf TE42X01VWF9NQVNLICgweDMgPDwgMjgpCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMzRfQ1NJMV9D U0kwX0JJU1RfTE43X01VWF9TSElGVCAzMAo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjM0X0NTSTFf Q1NJMF9CSVNUX0xON19NVVhfTUFTSyAoMHgzIDw8IDMwKQo+PiArI2RlZmluZSBNSVBJX1JYX0NP TjM4X0NTSTEgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgxODM4Cj4+ICsj ZGVmaW5lIE1JUElfUlhfQ09OMzhfQ1NJMV9NSVBJX1JYX1NXX0NUUkxfTU9ERV9TSElGVCAwCj4+ ICsjZGVmaW5lIE1JUElfUlhfQ09OMzhfQ1NJMV9NSVBJX1JYX1NXX0NUUkxfTU9ERV9NQVNLICgw eDEgPDwgMCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04zOF9DU0kxX01JUElfUlhfU1dfQ0FMX01P REVfU0hJRlQgMQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjM4X0NTSTFfTUlQSV9SWF9TV19DQUxf TU9ERV9NQVNLICgweDEgPDwgMSkKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04zOF9DU0kxX01JUElf UlhfSFdfQ0FMX1NUQVJUX1NISUZUIDIKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04zOF9DU0kxX01J UElfUlhfSFdfQ0FMX1NUQVJUX01BU0sgKDB4MSA8PCAyKQo+PiArI2RlZmluZSBNSVBJX1JYX0NP TjM4X0NTSTFfTUlQSV9SWF9IV19DQUxfT1BUSU9OX1NISUZUIDMKPj4gKyNkZWZpbmUgTUlQSV9S WF9DT04zOF9DU0kxX01JUElfUlhfSFdfQ0FMX09QVElPTl9NQVNLICgweDEgPDwgMykKPj4gKyNk ZWZpbmUgTUlQSV9SWF9DT04zOF9DU0kxX01JUElfUlhfU1dfUlNUX1NISUZUIDQKPj4gKyNkZWZp bmUgTUlQSV9SWF9DT04zOF9DU0kxX01JUElfUlhfU1dfUlNUX01BU0sgKDB4MWYgPDwgNCkKPj4g KyNkZWZpbmUgTUlQSV9SWF9DT04zOF9DU0kxX01JUElfUlhfU1dfQ1BIWV9UWF9NT0RFX1NISUZU IDkKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04zOF9DU0kxX01JUElfUlhfU1dfQ1BIWV9UWF9NT0RF X01BU0sgKDB4MSA8PCA5KQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjM4X0NTSTFfTUlQSV9SWF9T V19DUEhZX1JYX01PREVfU0hJRlQgMTAKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04zOF9DU0kxX01J UElfUlhfU1dfQ1BIWV9SWF9NT0RFX01BU0sgKDB4MSA8PCAxMCkKPj4gKyNkZWZpbmUgTUlQSV9S WF9DT04zOF9DU0kxX1JHX0NLUEhBU0VfVFJJTzBfU0hJRlQgMTYKPj4gKyNkZWZpbmUgTUlQSV9S WF9DT04zOF9DU0kxX1JHX0NLUEhBU0VfVFJJTzBfTUFTSyAoMHgxZiA8PCAxNikKPj4gKyNkZWZp bmUgTUlQSV9SWF9DT04zOF9DU0kxX1JHX0NLUEhBU0VfVFJJTzFfU0hJRlQgMjIKPj4gKyNkZWZp bmUgTUlQSV9SWF9DT04zOF9DU0kxX1JHX0NLUEhBU0VfVFJJTzFfTUFTSyAoMHgxZiA8PCAyMikK Pj4gKyNkZWZpbmUgTUlQSV9SWF9DT04zOF9DU0kxX1JHX0NLUEhBU0VfVFJJTzJfU0hJRlQgMjcK Pj4gKyNkZWZpbmUgTUlQSV9SWF9DT04zOF9DU0kxX1JHX0NLUEhBU0VfVFJJTzJfTUFTSyAoMHgx ZiA8PCAyNykKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04zQ19DU0kxICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgIDB4MTgzQwo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjNDX0NTSTFf TUlQSV9SWF9TV19DVFJMX19TSElGVCAwCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OM0NfQ1NJMV9N SVBJX1JYX1NXX0NUUkxfX01BU0sgKDB4ZmZmZmZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgTUlQSV9S WF9DT043Q19DU0kxICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MTg3Qwo+ PiArI2RlZmluZSBNSVBJX1JYX0NPTjdDX0NTSTFfREFfQ1NJMF9MTlJEMF9IU1JYX0RFTEFZX0VO X1NISUZUIDAKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT043Q19DU0kxX0RBX0NTSTBfTE5SRDBfSFNS WF9ERUxBWV9FTl9NQVNLICgweDEgPDwgMCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT043Q19DU0kx X0RBX0NTSTBfTE5SRDBfSFNSWF9ERUxBWV9BUFBMWV9TSElGVCAxCj4+ICsjZGVmaW5lIE1JUElf UlhfQ09ON0NfQ1NJMV9EQV9DU0kwX0xOUkQwX0hTUlhfREVMQVlfQVBQTFlfTUFTSyAoMHgxIDw8 IDEpCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09ON0NfQ1NJMV9EQV9DU0kwX0xOUkQwX0hTUlhfREVM QVlfQ09ERV9TSElGVCAyCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09ON0NfQ1NJMV9EQV9DU0kwX0xO UkQwX0hTUlhfREVMQVlfQ09ERV9NQVNLICgweDNmIDw8IDIpCj4+ICsjZGVmaW5lIE1JUElfUlhf Q09OODBfQ1NJMSAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDE4ODAKPj4g KyNkZWZpbmUgTUlQSV9SWF9DT044MF9DU0kxX0RBX0NTSTBfTE5SRDFfSFNSWF9ERUxBWV9FTl9T SElGVCAwCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OODBfQ1NJMV9EQV9DU0kwX0xOUkQxX0hTUlhf REVMQVlfRU5fTUFTSyAoMHgxIDw8IDApCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OODBfQ1NJMV9E QV9DU0kwX0xOUkQxX0hTUlhfREVMQVlfQVBQTFlfU0hJRlQgMQo+PiArI2RlZmluZSBNSVBJX1JY X0NPTjgwX0NTSTFfREFfQ1NJMF9MTlJEMV9IU1JYX0RFTEFZX0FQUExZX01BU0sgKDB4MSA8PCAx KQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjgwX0NTSTFfREFfQ1NJMF9MTlJEMV9IU1JYX0RFTEFZ X0NPREVfU0hJRlQgMgo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjgwX0NTSTFfREFfQ1NJMF9MTlJE MV9IU1JYX0RFTEFZX0NPREVfTUFTSyAoMHgzZiA8PCAyKQo+PiArI2RlZmluZSBNSVBJX1JYX0NP Tjg0X0NTSTEgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgxODg0Cj4+ICsj ZGVmaW5lIE1JUElfUlhfQ09OODRfQ1NJMV9EQV9DU0kwX0xOUkQyX0hTUlhfREVMQVlfRU5fU0hJ RlQgMAo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjg0X0NTSTFfREFfQ1NJMF9MTlJEMl9IU1JYX0RF TEFZX0VOX01BU0sgKDB4MSA8PCAwKQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjg0X0NTSTFfREFf Q1NJMF9MTlJEMl9IU1JYX0RFTEFZX0FQUExZX1NISUZUIDEKPj4gKyNkZWZpbmUgTUlQSV9SWF9D T044NF9DU0kxX0RBX0NTSTBfTE5SRDJfSFNSWF9ERUxBWV9BUFBMWV9NQVNLICgweDEgPDwgMSkK Pj4gKyNkZWZpbmUgTUlQSV9SWF9DT044NF9DU0kxX0RBX0NTSTBfTE5SRDJfSFNSWF9ERUxBWV9D T0RFX1NISUZUIDIKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT044NF9DU0kxX0RBX0NTSTBfTE5SRDJf SFNSWF9ERUxBWV9DT0RFX01BU0sgKDB4M2YgPDwgMikKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT044 OF9DU0kxICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MTg4OAo+PiArI2Rl ZmluZSBNSVBJX1JYX0NPTjg4X0NTSTFfREFfQ1NJMF9MTlJEM19IU1JYX0RFTEFZX0VOX1NISUZU IDAKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT044OF9DU0kxX0RBX0NTSTBfTE5SRDNfSFNSWF9ERUxB WV9FTl9NQVNLICgweDEgPDwgMCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT044OF9DU0kxX0RBX0NT STBfTE5SRDNfSFNSWF9ERUxBWV9BUFBMWV9TSElGVCAxCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09O ODhfQ1NJMV9EQV9DU0kwX0xOUkQzX0hTUlhfREVMQVlfQVBQTFlfTUFTSyAoMHgxIDw8IDEpCj4+ ICsjZGVmaW5lIE1JUElfUlhfQ09OODhfQ1NJMV9EQV9DU0kwX0xOUkQzX0hTUlhfREVMQVlfQ09E RV9TSElGVCAyCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OODhfQ1NJMV9EQV9DU0kwX0xOUkQzX0hT UlhfREVMQVlfQ09ERV9NQVNLICgweDNmIDw8IDIpCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OOENf Q1NJMSAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDE4OEMKPj4gKyNkZWZp bmUgTUlQSV9SWF9DT044Q19DU0kxX1JHX0NTSTBfTE5SRDBfSFNSWF9ERUxBWV9FTl9TSElGVCAw Cj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OOENfQ1NJMV9SR19DU0kwX0xOUkQwX0hTUlhfREVMQVlf RU5fTUFTSyAoMHgxIDw8IDApCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OOENfQ1NJMV9SR19DU0kw X0xOUkQwX0hTUlhfREVMQVlfQVBQTFlfU0hJRlQgMQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjhD X0NTSTFfUkdfQ1NJMF9MTlJEMF9IU1JYX0RFTEFZX0FQUExZX01BU0sgKDB4MSA8PCAxKQo+PiAr I2RlZmluZSBNSVBJX1JYX0NPTjhDX0NTSTFfUkdfQ1NJMF9MTlJEMF9IU1JYX0RFTEFZX0NPREVf U0hJRlQgMgo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjhDX0NTSTFfUkdfQ1NJMF9MTlJEMF9IU1JY X0RFTEFZX0NPREVfTUFTSyAoMHgzZiA8PCAyKQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjkwX0NT STEgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgxODkwCj4+ICsjZGVmaW5l IE1JUElfUlhfQ09OOTBfQ1NJMV9SR19DU0kwX0xOUkQxX0hTUlhfREVMQVlfRU5fU0hJRlQgMAo+ PiArI2RlZmluZSBNSVBJX1JYX0NPTjkwX0NTSTFfUkdfQ1NJMF9MTlJEMV9IU1JYX0RFTEFZX0VO X01BU0sgKDB4MSA8PCAwKQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjkwX0NTSTFfUkdfQ1NJMF9M TlJEMV9IU1JYX0RFTEFZX0FQUExZX1NISUZUIDEKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT045MF9D U0kxX1JHX0NTSTBfTE5SRDFfSFNSWF9ERUxBWV9BUFBMWV9NQVNLICgweDEgPDwgMSkKPj4gKyNk ZWZpbmUgTUlQSV9SWF9DT045MF9DU0kxX1JHX0NTSTBfTE5SRDFfSFNSWF9ERUxBWV9DT0RFX1NI SUZUIDIKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT045MF9DU0kxX1JHX0NTSTBfTE5SRDFfSFNSWF9E RUxBWV9DT0RFX01BU0sgKDB4M2YgPDwgMikKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT045NF9DU0kx ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MTg5NAo+PiArI2RlZmluZSBN SVBJX1JYX0NPTjk0X0NTSTFfUkdfQ1NJMF9MTlJEMl9IU1JYX0RFTEFZX0VOX1NISUZUIDAKPj4g KyNkZWZpbmUgTUlQSV9SWF9DT045NF9DU0kxX1JHX0NTSTBfTE5SRDJfSFNSWF9ERUxBWV9FTl9N QVNLICgweDEgPDwgMCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT045NF9DU0kxX1JHX0NTSTBfTE5S RDJfSFNSWF9ERUxBWV9BUFBMWV9TSElGVCAxCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OOTRfQ1NJ MV9SR19DU0kwX0xOUkQyX0hTUlhfREVMQVlfQVBQTFlfTUFTSyAoMHgxIDw8IDEpCj4+ICsjZGVm aW5lIE1JUElfUlhfQ09OOTRfQ1NJMV9SR19DU0kwX0xOUkQyX0hTUlhfREVMQVlfQ09ERV9TSElG VCAyCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OOTRfQ1NJMV9SR19DU0kwX0xOUkQyX0hTUlhfREVM QVlfQ09ERV9NQVNLICgweDNmIDw8IDIpCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OOThfQ1NJMSAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDE4OTgKPj4gKyNkZWZpbmUgTUlQ SV9SWF9DT045OF9DU0kxX1JHX0NTSTBfTE5SRDNfSFNSWF9ERUxBWV9FTl9TSElGVCAwCj4+ICsj ZGVmaW5lIE1JUElfUlhfQ09OOThfQ1NJMV9SR19DU0kwX0xOUkQzX0hTUlhfREVMQVlfRU5fTUFT SyAoMHgxIDw8IDApCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OOThfQ1NJMV9SR19DU0kwX0xOUkQz X0hTUlhfREVMQVlfQVBQTFlfU0hJRlQgMQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjk4X0NTSTFf UkdfQ1NJMF9MTlJEM19IU1JYX0RFTEFZX0FQUExZX01BU0sgKDB4MSA8PCAxKQo+PiArI2RlZmlu ZSBNSVBJX1JYX0NPTjk4X0NTSTFfUkdfQ1NJMF9MTlJEM19IU1JYX0RFTEFZX0NPREVfU0hJRlQg Mgo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjk4X0NTSTFfUkdfQ1NJMF9MTlJEM19IU1JYX0RFTEFZ X0NPREVfTUFTSyAoMHgzZiA8PCAyKQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkEwX0NTSTEgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgxOEEwCj4+ICsjZGVmaW5lIE1JUElf UlhfQ09OQTBfQ1NJMV9SR19DU0kwX0xOUkNfSFNSWF9ERUxBWV9FTl9TSElGVCAwCj4+ICsjZGVm aW5lIE1JUElfUlhfQ09OQTBfQ1NJMV9SR19DU0kwX0xOUkNfSFNSWF9ERUxBWV9FTl9NQVNLICgw eDEgPDwgMCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT05BMF9DU0kxX1JHX0NTSTBfTE5SQ19IU1JY X0RFTEFZX0FQUExZX1NISUZUIDEKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT05BMF9DU0kxX1JHX0NT STBfTE5SQ19IU1JYX0RFTEFZX0FQUExZX01BU0sgKDB4MSA8PCAxKQo+PiArI2RlZmluZSBNSVBJ X1JYX0NPTkEwX0NTSTFfUkdfQ1NJMF9MTlJDX0hTUlhfREVMQVlfQ09ERV9TSElGVCAyCj4+ICsj ZGVmaW5lIE1JUElfUlhfQ09OQTBfQ1NJMV9SR19DU0kwX0xOUkNfSFNSWF9ERUxBWV9DT0RFX01B U0sgKDB4M2YgPDwgMikKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT05CMF9DU0kxICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgIDB4MThCMAo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkIw X0NTSTFfREVMQVlfQVBQTFlfTU9ERV9TSElGVCAwCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OQjBf Q1NJMV9ERUxBWV9BUFBMWV9NT0RFX01BU0sgKDB4ZiA8PCAwKQo+PiArI2RlZmluZSBNSVBJX1JY X0NPTkIwX0NTSTFfREVTS0VXX1NXX1JTVF9TSElGVCA3Cj4+ICsjZGVmaW5lIE1JUElfUlhfQ09O QjBfQ1NJMV9ERVNLRVdfU1dfUlNUX01BU0sgICgweDEgPDwgNykKPj4gKyNkZWZpbmUgTUlQSV9S WF9DT05CMF9DU0kxX0RFU0tFV19UUklHR0VSX01PREVfU0hJRlQgOAo+PiArI2RlZmluZSBNSVBJ X1JYX0NPTkIwX0NTSTFfREVTS0VXX1RSSUdHRVJfTU9ERV9NQVNLICgweDcgPDwgOCkKPj4gKyNk ZWZpbmUgTUlQSV9SWF9DT05CMF9DU0kxX0RFU0tFV19BQ0NfTU9ERV9TSElGVCAxMgo+PiArI2Rl ZmluZSBNSVBJX1JYX0NPTkIwX0NTSTFfREVTS0VXX0FDQ19NT0RFX01BU0sgKDB4ZiA8PCAxMikK Pj4gKyNkZWZpbmUgTUlQSV9SWF9DT05CMF9DU0kxX0RFU0tFV19DU0kyX1JTVF9FTkFCTEVfU0hJ RlQgMTYKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT05CMF9DU0kxX0RFU0tFV19DU0kyX1JTVF9FTkFC TEVfTUFTSyAoMHgxIDw8IDE2KQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkIwX0NTSTFfREVTS0VX X0lQX1NFTF9TSElGVCAzMAo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkIwX0NTSTFfREVTS0VXX0lQ X1NFTF9NQVNLICAoMHgxIDw8IDMwKQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkIwX0NTSTFfREVT S0VXX0VOQUJMRV9TSElGVCAzMQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkIwX0NTSTFfREVTS0VX X0VOQUJMRV9NQVNLICAoMHgxIDw8IDMxKQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkI0X0NTSTEg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgxOEI0Cj4+ICsjZGVmaW5lIE1J UElfUlhfQ09OQjRfQ1NJMV9TWU5DX0NPREVfTUFTS19TSElGVCAwCj4+ICsjZGVmaW5lIE1JUElf UlhfQ09OQjRfQ1NJMV9TWU5DX0NPREVfTUFTS19NQVNLICgweGZmZmYgPDwgMCkKPj4gKyNkZWZp bmUgTUlQSV9SWF9DT05CNF9DU0kxX0VYUEVDVEVEX1NZTkNfQ09ERV9TSElGVCAxNgo+PiArI2Rl ZmluZSBNSVBJX1JYX0NPTkI0X0NTSTFfRVhQRUNURURfU1lOQ19DT0RFX01BU0sgKDB4ZmZmZiA8 PCAxNikKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT05COF9DU0kxICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgIDB4MThCOAo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkI4X0NTSTFfREVT S0VXX1NFVFVQX1RJTUVfU0hJRlQgMAo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkI4X0NTSTFfREVT S0VXX1NFVFVQX1RJTUVfTUFTSyAoMHhmIDw8IDApCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OQjhf Q1NJMV9ERVNLRVdfSE9MRF9USU1FX1NISUZUIDgKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT05COF9D U0kxX0RFU0tFV19IT0xEX1RJTUVfTUFTSyAoMHhmIDw8IDgpCj4+ICsjZGVmaW5lIE1JUElfUlhf Q09OQjhfQ1NJMV9ERVNLRVdfVElNRV9PVVRfU0hJRlQgMTYKPj4gKyNkZWZpbmUgTUlQSV9SWF9D T05COF9DU0kxX0RFU0tFV19USU1FX09VVF9NQVNLICgweGZmIDw8IDE2KQo+PiArI2RlZmluZSBN SVBJX1JYX0NPTkI4X0NTSTFfREVTS0VXX1RJTUVfT1VUX0VOX1NISUZUIDI0Cj4+ICsjZGVmaW5l IE1JUElfUlhfQ09OQjhfQ1NJMV9ERVNLRVdfVElNRV9PVVRfRU5fTUFTSyAoMHgxIDw8IDI0KQo+ PiArI2RlZmluZSBNSVBJX1JYX0NPTkJDX0NTSTEgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgMHgxOEJDCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OQkNfQ1NJMV9ERVNLRVdfREVU RUNUSU9OX01PREVfU0hJRlQgMAo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkJDX0NTSTFfREVTS0VX X0RFVEVDVElPTl9NT0RFX01BU0sgKDB4ZiA8PCAwKQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkJD X0NTSTFfREVTS0VXX0RFVEVDVElPTl9DTlRfU0hJRlQgOAo+PiArI2RlZmluZSBNSVBJX1JYX0NP TkJDX0NTSTFfREVTS0VXX0RFVEVDVElPTl9DTlRfTUFTSyAoMHg3ZiA8PCA4KQo+PiArI2RlZmlu ZSBNSVBJX1JYX0NPTkJDX0NTSTFfREVTS0VXX0RFTEFZX0FQUExZX01PREVfU0hJRlQgMTYKPj4g KyNkZWZpbmUgTUlQSV9SWF9DT05CQ19DU0kxX0RFU0tFV19ERUxBWV9BUFBMWV9NT0RFX01BU0sg KDB4ZiA8PCAxNikKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT05CQ19DU0kxX0RFU0tFV19MQU5FX05V TUJFUl9TSElGVCAyNAo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkJDX0NTSTFfREVTS0VXX0xBTkVf TlVNQkVSX01BU0sgKDB4MyA8PCAyNCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT05DMF9DU0kxICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MThDMAo+PiArI2RlZmluZSBNSVBJ X1JYX0NPTkMwX0NTSTFfREVTS0VXX0lOVEVSUlVQVF9FTkFCTEVfU0hJRlQgMAo+PiArI2RlZmlu ZSBNSVBJX1JYX0NPTkMwX0NTSTFfREVTS0VXX0lOVEVSUlVQVF9FTkFCTEVfTUFTSyAoMHhmZmZm IDw8IDApCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OQzBfQ1NJMV9ERVNLRVdfSU5URVJSVVBUX1cx Q19FTl9TSElGVCAzMQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkMwX0NTSTFfREVTS0VXX0lOVEVS UlVQVF9XMUNfRU5fTUFTSyAoMHgxIDw8IDMxKQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkM0X0NT STEgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgxOEM0Cj4+ICsjZGVmaW5l IE1JUElfUlhfQ09OQzRfQ1NJMV9ERVNLRVdfSU5URVJSVVBUX1NUQVRVU19TSElGVCAwCj4+ICsj ZGVmaW5lIE1JUElfUlhfQ09OQzRfQ1NJMV9ERVNLRVdfSU5URVJSVVBUX1NUQVRVU19NQVNLICgw eGZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT05DOF9DU0kxICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgIDB4MThDOAo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkM4X0NT STFfREVTS0VXX0RFQlVHX01VWF9TRUxFQ1RfU0hJRlQgMAo+PiArI2RlZmluZSBNSVBJX1JYX0NP TkM4X0NTSTFfREVTS0VXX0RFQlVHX01VWF9TRUxFQ1RfTUFTSyAoMHhmZiA8PCAwKQo+PiArI2Rl ZmluZSBNSVBJX1JYX0NPTkNDX0NTSTEgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgMHgxOENDCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OQ0NfQ1NJMV9ERVNLRVdfREVCVUdfT1VU UFVUU19TSElGVCAwCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OQ0NfQ1NJMV9ERVNLRVdfREVCVUdf T1VUUFVUU19NQVNLICgweGZmZmZmZmZmIDw8IDApCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09ORDBf Q1NJMSAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDE4RDAKPj4gKyNkZWZp bmUgTUlQSV9SWF9DT05EMF9DU0kxX0RFU0tFV19ERUxBWV9MRU5HVEhfU0hJRlQgMAo+PiArI2Rl ZmluZSBNSVBJX1JYX0NPTkQwX0NTSTFfREVTS0VXX0RFTEFZX0xFTkdUSF9NQVNLICgweDNmIDw8 IDApCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9DVEwgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAweDFBMDAKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0NUTF9EQVRBX0xB TkUwX0VOX1NISUZUICAgMAo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfQ1RMX0RBVEFfTEFORTBf RU5fTUFTSyAgICAoMHgxIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9DVExfREFUQV9M QU5FMV9FTl9TSElGVCAgIDEKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0NUTF9EQVRBX0xBTkUx X0VOX01BU0sgICAgKDB4MSA8PCAxKQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfQ1RMX0RBVEFf TEFORTJfRU5fU0hJRlQgICAyCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9DVExfREFUQV9MQU5F Ml9FTl9NQVNLICAgICgweDEgPDwgMikKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0NUTF9EQVRB X0xBTkUzX0VOX1NISUZUICAgMwo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfQ1RMX0RBVEFfTEFO RTNfRU5fTUFTSyAgICAoMHgxIDw8IDMpCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9DVExfQ0xP Q0tfTEFORV9FTl9TSElGVCAgIDQKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0NUTF9DTE9DS19M QU5FX0VOX01BU0sgICAgKDB4MSA8PCA0KQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfQ1RMX0VD Q19FTl9TSElGVCAgICAgICAgICA1Cj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9DVExfRUNDX0VO X01BU0sgICAgICAgICAgICgweDEgPDwgNSkKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0NUTF9D UkNfRU5fU0hJRlQgICAgICAgICAgNgo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfQ1RMX0NSQ19F Tl9NQVNLICAgICAgICAgICAoMHgxIDw8IDYpCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9DVExf SFNSWF9ERVRfRU5fU0hJRlQgICAgIDcKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0NUTF9IU1JY X0RFVF9FTl9NQVNLICAgICAgKDB4MSA8PCA3KQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfQ1RM X0hTX1BSUFJfRU5fU0hJRlQgICAgICA4Cj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9DVExfSFNf UFJQUl9FTl9NQVNLICAgICAgICgweDEgPDwgOCkKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0NU TF9IU19FTkRfRU5fU0hJRlQgICAgICAgOQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfQ1RMX0hT X0VORF9FTl9NQVNLICAgICAgICAoMHgxIDw8IDkpCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9D VExfR0VORVJJQ19MT05HX1BBQ0tFVF9FTl9TSElGVCAxMgo+PiArI2RlZmluZSBTRU5JTkYyX0NT STJfQ1RMX0dFTkVSSUNfTE9OR19QQUNLRVRfRU5fTUFTSyAoMHgxIDw8IDEyKQo+PiArI2RlZmlu ZSBTRU5JTkYyX0NTSTJfQ1RMX0lNQUdFX1BBQ0tFVF9FTl9TSElGVCAxMwo+PiArI2RlZmluZSBT RU5JTkYyX0NTSTJfQ1RMX0lNQUdFX1BBQ0tFVF9FTl9NQVNLICAoMHgxIDw8IDEzKQo+PiArI2Rl ZmluZSBTRU5JTkYyX0NTSTJfQ1RMX0JZVEUyUElYRUxfRU5fU0hJRlQgICAxNAo+PiArI2RlZmlu ZSBTRU5JTkYyX0NTSTJfQ1RMX0JZVEUyUElYRUxfRU5fTUFTSyAgICAoMHgxIDw8IDE0KQo+PiAr I2RlZmluZSBTRU5JTkYyX0NTSTJfQ1RMX1ZTX1RZUEVfU0hJRlQgICAgICAgICAxNQo+PiArI2Rl ZmluZSBTRU5JTkYyX0NTSTJfQ1RMX1ZTX1RZUEVfTUFTSyAgICAgICAgICAoMHgxIDw8IDE1KQo+ PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfQ1RMX0VEX1NFTF9TSElGVCAgICAgICAgICAxNgo+PiAr I2RlZmluZSBTRU5JTkYyX0NTSTJfQ1RMX0VEX1NFTF9NQVNLICAgICAgICAgICAoMHgxIDw8IDE2 KQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfQ1RMX0ZMVVNIX01PREVfU0hJRlQgICAgICAxOAo+ PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfQ1RMX0ZMVVNIX01PREVfTUFTSyAgICAgICAoMHgzIDw8 IDE4KQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfQ1RMX0hTX1RSQUlMX0VOX1NISUZUICAgICAy NQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfQ1RMX0hTX1RSQUlMX0VOX01BU0sgICAgICAoMHgx IDw8IDI1KQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfQ1RMX0NMT0NLX0hTX09QVElPTl9TSElG VCAyNwo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfQ1RMX0NMT0NLX0hTX09QVElPTl9NQVNLICAo MHgxIDw8IDI3KQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfQ1RMX1ZTX09VVF9DWUNMRV9OVU1C RVJfU0hJRlQgMjgKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0NUTF9WU19PVVRfQ1lDTEVfTlVN QkVSX01BU0sgKDB4MyA8PCAyOCkKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0xOUkNfVElNSU5H ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MUEwNAo+PiArI2RlZmluZSBTRU5JTkYy X0NTSTJfTE5SQ19USU1JTkdfQ0xPQ0tfVEVSTV9QQVJBTUVURVJfU0hJRlQgMAo+PiArI2RlZmlu ZSBTRU5JTkYyX0NTSTJfTE5SQ19USU1JTkdfQ0xPQ0tfVEVSTV9QQVJBTUVURVJfTUFTSyAoMHhm ZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfTE5SQ19USU1JTkdfQ0xPQ0tfU0VUVExF X1BBUkFNRVRFUl9TSElGVCA4Cj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9MTlJDX1RJTUlOR19D TE9DS19TRVRUTEVfUEFSQU1FVEVSX01BU0sgKDB4ZmYgPDwgOCkKPj4gKyNkZWZpbmUgU0VOSU5G Ml9DU0kyX0xOUkRfVElNSU5HICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MUEwOAo+ PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfTE5SRF9USU1JTkdfREFUQV9URVJNX1BBUkFNRVRFUl9T SElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9MTlJEX1RJTUlOR19EQVRBX1RFUk1fUEFS QU1FVEVSX01BU0sgKDB4ZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0xOUkRfVElN SU5HX0RBVEFfU0VUVExFX1BBUkFNRVRFUl9TSElGVCA4Cj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJ Ml9MTlJEX1RJTUlOR19EQVRBX1NFVFRMRV9QQVJBTUVURVJfTUFTSyAoMHhmZiA8PCA4KQo+PiAr I2RlZmluZSBTRU5JTkYyX0NTSTJfRFBDTSAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgMHgxQTBDCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9EUENNX0RQQ01fTU9ERV9TSElG VCAgICAgIDAKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0RQQ01fRFBDTV9NT0RFX01BU0sgICAg ICAgKDB4ZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfRFBDTV9ESV8zMF9EUENNX0VO X1NISUZUICA3Cj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9EUENNX0RJXzMwX0RQQ01fRU5fTUFT SyAgICgweDEgPDwgNykKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0RQQ01fRElfMzFfRFBDTV9F Tl9TSElGVCAgOAo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfRFBDTV9ESV8zMV9EUENNX0VOX01B U0sgICAoMHgxIDw8IDgpCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9EUENNX0RJXzMyX0RQQ01f RU5fU0hJRlQgIDkKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0RQQ01fRElfMzJfRFBDTV9FTl9N QVNLICAgKDB4MSA8PCA5KQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfRFBDTV9ESV8zM19EUENN X0VOX1NISUZUICAxMAo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfRFBDTV9ESV8zM19EUENNX0VO X01BU0sgICAoMHgxIDw8IDEwKQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfRFBDTV9ESV8zNF9E UENNX0VOX1NISUZUICAxMQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfRFBDTV9ESV8zNF9EUENN X0VOX01BU0sgICAoMHgxIDw8IDExKQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfRFBDTV9ESV8z NV9EUENNX0VOX1NISUZUICAxMgo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfRFBDTV9ESV8zNV9E UENNX0VOX01BU0sgICAoMHgxIDw8IDEyKQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfRFBDTV9E SV8zNl9EUENNX0VOX1NISUZUICAxMwo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfRFBDTV9ESV8z Nl9EUENNX0VOX01BU0sgICAoMHgxIDw8IDEzKQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfRFBD TV9ESV8zN19EUENNX0VOX1NISUZUICAxNAo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfRFBDTV9E SV8zN19EUENNX0VOX01BU0sgICAoMHgxIDw8IDE0KQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJf RFBDTV9ESV8yQV9EUENNX0VOX1NISUZUICAxNQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfRFBD TV9ESV8yQV9EUENNX0VOX01BU0sgICAoMHgxIDw8IDE1KQo+PiArI2RlZmluZSBTRU5JTkYyX0NT STJfSU5UX0VOICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgxQTEwCj4+ICsj ZGVmaW5lIFNFTklORjJfQ1NJMl9JTlRfRU5fRVJSX0ZSQU1FX1NZTkNfU0hJRlQgMAo+PiArI2Rl ZmluZSBTRU5JTkYyX0NTSTJfSU5UX0VOX0VSUl9GUkFNRV9TWU5DX01BU0sgKDB4MSA8PCAwKQo+ PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfSU5UX0VOX0VSUl9JRF9TSElGVCAgICAgICAxCj4+ICsj ZGVmaW5lIFNFTklORjJfQ1NJMl9JTlRfRU5fRVJSX0lEX01BU0sgICAgICAgICgweDEgPDwgMSkK Pj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0lOVF9FTl9FUlJfRUNDX05PX0VSUk9SX1NISUZUIDIK Pj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0lOVF9FTl9FUlJfRUNDX05PX0VSUk9SX01BU0sgKDB4 MSA8PCAyKQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfSU5UX0VOX0VSUl9FQ0NfQ09SUkVDVEVE X1NISUZUIDMKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0lOVF9FTl9FUlJfRUNDX0NPUlJFQ1RF RF9NQVNLICgweDEgPDwgMykKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0lOVF9FTl9FUlJfRUND X0RPVUJMRV9TSElGVCA0Cj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9JTlRfRU5fRVJSX0VDQ19E T1VCTEVfTUFTSyAoMHgxIDw8IDQpCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9JTlRfRU5fRVJS X0NSQ19TSElGVCAgICAgIDUKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0lOVF9FTl9FUlJfQ1JD X01BU0sgICAgICAgKDB4MSA8PCA1KQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfSU5UX0VOX0VS Ul9DUkNfTk9fRVJST1JfU0hJRlQgNgo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfSU5UX0VOX0VS Ul9DUkNfTk9fRVJST1JfTUFTSyAoMHgxIDw8IDYpCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9J TlRfRU5fRVJSX01VTFRJX0xBTkVfU1lOQ19TSElGVCA3Cj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJ Ml9JTlRfRU5fRVJSX01VTFRJX0xBTkVfU1lOQ19NQVNLICgweDEgPDwgNykKPj4gKyNkZWZpbmUg U0VOSU5GMl9DU0kyX0lOVF9FTl9FUlJfU09UX1NZTkNfSFNfTE5SRDBfU0hJRlQgOAo+PiArI2Rl ZmluZSBTRU5JTkYyX0NTSTJfSU5UX0VOX0VSUl9TT1RfU1lOQ19IU19MTlJEMF9NQVNLICgweDEg PDwgOCkKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0lOVF9FTl9FUlJfU09UX1NZTkNfSFNfTE5S RDFfU0hJRlQgOQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfSU5UX0VOX0VSUl9TT1RfU1lOQ19I U19MTlJEMV9NQVNLICgweDEgPDwgOSkKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0lOVF9FTl9F UlJfU09UX1NZTkNfSFNfTE5SRDJfU0hJRlQgMTAKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0lO VF9FTl9FUlJfU09UX1NZTkNfSFNfTE5SRDJfTUFTSyAoMHgxIDw8IDEwKQo+PiArI2RlZmluZSBT RU5JTkYyX0NTSTJfSU5UX0VOX0VSUl9TT1RfU1lOQ19IU19MTlJEM19TSElGVCAxMQo+PiArI2Rl ZmluZSBTRU5JTkYyX0NTSTJfSU5UX0VOX0VSUl9TT1RfU1lOQ19IU19MTlJEM19NQVNLICgweDEg PDwgMTEpCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9JTlRfRU5fRlNfU0hJRlQgICAgICAgICAg IDEyCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9JTlRfRU5fRlNfTUFTSyAgICAgICAgICAgICgw eDEgPDwgMTIpCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9JTlRfRU5fTFNfU0hJRlQgICAgICAg ICAgIDEzCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9JTlRfRU5fTFNfTUFTSyAgICAgICAgICAg ICgweDEgPDwgMTMpCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9JTlRfRU5fR1NfU0hJRlQgICAg ICAgICAgIDE0Cj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9JTlRfRU5fR1NfTUFTSyAgICAgICAg ICAgICgweDEgPDwgMTQpCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9JTlRfRU5fRkVfU0hJRlQg ICAgICAgICAgIDE1Cj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9JTlRfRU5fRkVfTUFTSyAgICAg ICAgICAgICgweDEgPDwgMTUpCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9JTlRfRU5fRVJSX0ZS QU1FX1NZTkNfUzBfU0hJRlQgMTYKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0lOVF9FTl9FUlJf RlJBTUVfU1lOQ19TMF9NQVNLICgweDEgPDwgMTYpCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9J TlRfRU5fRVJSX0ZSQU1FX1NZTkNfUzFfU0hJRlQgMTcKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0ky X0lOVF9FTl9FUlJfRlJBTUVfU1lOQ19TMV9NQVNLICgweDEgPDwgMTcpCj4+ICsjZGVmaW5lIFNF TklORjJfQ1NJMl9JTlRfRU5fRVJSX0ZSQU1FX1NZTkNfUzJfU0hJRlQgMTgKPj4gKyNkZWZpbmUg U0VOSU5GMl9DU0kyX0lOVF9FTl9FUlJfRlJBTUVfU1lOQ19TMl9NQVNLICgweDEgPDwgMTgpCj4+ ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9JTlRfRU5fRVJSX0ZSQU1FX1NZTkNfUzNfU0hJRlQgMTkK Pj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0lOVF9FTl9FUlJfRlJBTUVfU1lOQ19TM19NQVNLICgw eDEgPDwgMTkpCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9JTlRfRU5fRVJSX0ZSQU1FX1NZTkNf UzRfU0hJRlQgMjAKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0lOVF9FTl9FUlJfRlJBTUVfU1lO Q19TNF9NQVNLICgweDEgPDwgMjApCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9JTlRfRU5fRVJS X0ZSQU1FX1NZTkNfUzVfU0hJRlQgMjEKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0lOVF9FTl9F UlJfRlJBTUVfU1lOQ19TNV9NQVNLICgweDEgPDwgMjEpCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJ Ml9JTlRfRU5fRVJSX0xBTkVfUkVTWU5DX1NISUZUIDIyCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJ Ml9JTlRfRU5fRVJSX0xBTkVfUkVTWU5DX01BU0sgKDB4MSA8PCAyMikKPj4gKyNkZWZpbmUgU0VO SU5GMl9DU0kyX0lOVF9FTl9FUlJfRlJBTUVfU1lOQ19TNl9TSElGVCAyMwo+PiArI2RlZmluZSBT RU5JTkYyX0NTSTJfSU5UX0VOX0VSUl9GUkFNRV9TWU5DX1M2X01BU0sgKDB4MSA8PCAyMykKPj4g KyNkZWZpbmUgU0VOSU5GMl9DU0kyX0lOVF9FTl9FUlJfRlJBTUVfU1lOQ19TN19TSElGVCAyNAo+ PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfSU5UX0VOX0VSUl9GUkFNRV9TWU5DX1M3X01BU0sgKDB4 MSA8PCAyNCkKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0lOVF9FTl9UUklPMF9FU0NBUEVfQ09E RV9ERVRFQ1RfU0hJRlQgMjYKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0lOVF9FTl9UUklPMF9F U0NBUEVfQ09ERV9ERVRFQ1RfTUFTSyAoMHgxIDw8IDI2KQo+PiArI2RlZmluZSBTRU5JTkYyX0NT STJfSU5UX0VOX1RSSU8xX0VTQ0FQRV9DT0RFX0RFVEVDVF9TSElGVCAyNwo+PiArI2RlZmluZSBT RU5JTkYyX0NTSTJfSU5UX0VOX1RSSU8xX0VTQ0FQRV9DT0RFX0RFVEVDVF9NQVNLICgweDEgPDwg MjcpCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9JTlRfRU5fVFJJTzJfRVNDQVBFX0NPREVfREVU RUNUX1NISUZUIDI4Cj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9JTlRfRU5fVFJJTzJfRVNDQVBF X0NPREVfREVURUNUX01BU0sgKDB4MSA8PCAyOCkKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0lO VF9FTl9UUklPM19FU0NBUEVfQ09ERV9ERVRFQ1RfU0hJRlQgMjkKPj4gKyNkZWZpbmUgU0VOSU5G Ml9DU0kyX0lOVF9FTl9UUklPM19FU0NBUEVfQ09ERV9ERVRFQ1RfTUFTSyAoMHgxIDw8IDI5KQo+ PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfSU5UX0VOX01FUkdFX0ZJRk9fQUZfU0hJRlQgMzAKPj4g KyNkZWZpbmUgU0VOSU5GMl9DU0kyX0lOVF9FTl9NRVJHRV9GSUZPX0FGX01BU0sgKDB4MSA8PCAz MCkKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0lOVF9FTl9JTlRfV0NMUl9FTl9TSElGVCAgMzEK Pj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0lOVF9FTl9JTlRfV0NMUl9FTl9NQVNLICAgKDB4MSA8 PCAzMSkKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0lOVF9TVEFUVVMgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgIDB4MUExNAo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfSU5UX1NUQVRV U19FUlJfRlJBTUVfU1lOQ19TVEFfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfSU5U X1NUQVRVU19FUlJfRlJBTUVfU1lOQ19TVEFfTUFTSyAoMHgxIDw8IDApCj4+ICsjZGVmaW5lIFNF TklORjJfQ1NJMl9JTlRfU1RBVFVTX0VSUl9JRF9TVEFfU0hJRlQgMQo+PiArI2RlZmluZSBTRU5J TkYyX0NTSTJfSU5UX1NUQVRVU19FUlJfSURfU1RBX01BU0sgKDB4MSA8PCAxKQo+PiArI2RlZmlu ZSBTRU5JTkYyX0NTSTJfSU5UX1NUQVRVU19FUlJfRUNDX05PX0VSUk9SX1NUQV9TSElGVCAyCj4+ ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9JTlRfU1RBVFVTX0VSUl9FQ0NfTk9fRVJST1JfU1RBX01B U0sgKDB4MSA8PCAyKQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfSU5UX1NUQVRVU19FUlJfRUND X0NPUlJFQ1RFRF9TVEFfU0hJRlQgMwo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfSU5UX1NUQVRV U19FUlJfRUNDX0NPUlJFQ1RFRF9TVEFfTUFTSyAoMHgxIDw8IDMpCj4+ICsjZGVmaW5lIFNFTklO RjJfQ1NJMl9JTlRfU1RBVFVTX0VSUl9FQ0NfRE9VQkxFX1NUQV9TSElGVCA0Cj4+ICsjZGVmaW5l IFNFTklORjJfQ1NJMl9JTlRfU1RBVFVTX0VSUl9FQ0NfRE9VQkxFX1NUQV9NQVNLICgweDEgPDwg NCkKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0lOVF9TVEFUVVNfRVJSX0NSQ19TVEFfU0hJRlQg NQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfSU5UX1NUQVRVU19FUlJfQ1JDX1NUQV9NQVNLICgw eDEgPDwgNSkKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0lOVF9TVEFUVVNfRVJSX01VTFRJX0xB TkVfU1lOQ19TVEFfU0hJRlQgNwo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfSU5UX1NUQVRVU19F UlJfTVVMVElfTEFORV9TWU5DX1NUQV9NQVNLICgweDEgPDwgNykKPj4gKyNkZWZpbmUgU0VOSU5G Ml9DU0kyX0lOVF9TVEFUVVNfRVJSX1NPVF9TWU5DX0hTX0xOUkQwX1NUQV9TSElGVCA4Cj4+ICsj ZGVmaW5lIFNFTklORjJfQ1NJMl9JTlRfU1RBVFVTX0VSUl9TT1RfU1lOQ19IU19MTlJEMF9TVEFf TUFTSyAoMHgxIDw8IDgpCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9JTlRfU1RBVFVTX0VSUl9T T1RfU1lOQ19IU19MTlJEMV9TVEFfU0hJRlQgOQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfSU5U X1NUQVRVU19FUlJfU09UX1NZTkNfSFNfTE5SRDFfU1RBX01BU0sgKDB4MSA8PCA5KQo+PiArI2Rl ZmluZSBTRU5JTkYyX0NTSTJfSU5UX1NUQVRVU19FUlJfU09UX1NZTkNfSFNfTE5SRDJfU1RBX1NI SUZUIDEwCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9JTlRfU1RBVFVTX0VSUl9TT1RfU1lOQ19I U19MTlJEMl9TVEFfTUFTSyAoMHgxIDw8IDEwKQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfSU5U X1NUQVRVU19FUlJfU09UX1NZTkNfSFNfTE5SRDNfU1RBX1NISUZUIDExCj4+ICsjZGVmaW5lIFNF TklORjJfQ1NJMl9JTlRfU1RBVFVTX0VSUl9TT1RfU1lOQ19IU19MTlJEM19TVEFfTUFTSyAoMHgx IDw8IDExKQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfSU5UX1NUQVRVU19GU19TVEFfU0hJRlQg ICAxMgo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfSU5UX1NUQVRVU19GU19TVEFfTUFTSyAgICAo MHgxIDw8IDEyKQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfSU5UX1NUQVRVU19MU19TVEFfU0hJ RlQgICAxMwo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfSU5UX1NUQVRVU19MU19TVEFfTUFTSyAg ICAoMHgxIDw8IDEzKQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfSU5UX1NUQVRVU19HU19TVEFf U0hJRlQgICAxNAo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfSU5UX1NUQVRVU19HU19TVEFfTUFT SyAgICAoMHgxIDw8IDE0KQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfSU5UX1NUQVRVU19GRV9T VEFfU0hJRlQgICAxNQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfSU5UX1NUQVRVU19GRV9TVEFf TUFTSyAgICAoMHgxIDw8IDE1KQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfSU5UX1NUQVRVU19F UlJfRlJBTUVfU1lOQ19TMF9TVEFfU0hJRlQgMTYKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0lO VF9TVEFUVVNfRVJSX0ZSQU1FX1NZTkNfUzBfU1RBX01BU0sgKDB4MSA8PCAxNikKPj4gKyNkZWZp bmUgU0VOSU5GMl9DU0kyX0lOVF9TVEFUVVNfRVJSX0ZSQU1FX1NZTkNfUzFfU1RBX1NISUZUIDE3 Cj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9JTlRfU1RBVFVTX0VSUl9GUkFNRV9TWU5DX1MxX1NU QV9NQVNLICgweDEgPDwgMTcpCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9JTlRfU1RBVFVTX0VS Ul9GUkFNRV9TWU5DX1MyX1NUQV9TSElGVCAxOAo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfSU5U X1NUQVRVU19FUlJfRlJBTUVfU1lOQ19TMl9TVEFfTUFTSyAoMHgxIDw8IDE4KQo+PiArI2RlZmlu ZSBTRU5JTkYyX0NTSTJfSU5UX1NUQVRVU19FUlJfRlJBTUVfU1lOQ19TM19TVEFfU0hJRlQgMTkK Pj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0lOVF9TVEFUVVNfRVJSX0ZSQU1FX1NZTkNfUzNfU1RB X01BU0sgKDB4MSA8PCAxOSkKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0lOVF9TVEFUVVNfRVJS X0ZSQU1FX1NZTkNfUzRfU1RBX1NISUZUIDIwCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9JTlRf U1RBVFVTX0VSUl9GUkFNRV9TWU5DX1M0X1NUQV9NQVNLICgweDEgPDwgMjApCj4+ICsjZGVmaW5l IFNFTklORjJfQ1NJMl9JTlRfU1RBVFVTX0VSUl9GUkFNRV9TWU5DX1M1X1NUQV9TSElGVCAyMQo+ PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfSU5UX1NUQVRVU19FUlJfRlJBTUVfU1lOQ19TNV9TVEFf TUFTSyAoMHgxIDw8IDIxKQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfSU5UX1NUQVRVU19FUlJf TEFORV9SRVNZTkNfU1RBX1NISUZUIDIyCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9JTlRfU1RB VFVTX0VSUl9MQU5FX1JFU1lOQ19TVEFfTUFTSyAoMHgxIDw8IDIyKQo+PiArI2RlZmluZSBTRU5J TkYyX0NTSTJfSU5UX1NUQVRVU19FUlJfRlJBTUVfU1lOQ19TNl9TVEFfU0hJRlQgMjMKPj4gKyNk ZWZpbmUgU0VOSU5GMl9DU0kyX0lOVF9TVEFUVVNfRVJSX0ZSQU1FX1NZTkNfUzZfU1RBX01BU0sg KDB4MSA8PCAyMykKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0lOVF9TVEFUVVNfRVJSX0ZSQU1F X1NZTkNfUzdfU1RBX1NISUZUIDI0Cj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9JTlRfU1RBVFVT X0VSUl9GUkFNRV9TWU5DX1M3X1NUQV9NQVNLICgweDEgPDwgMjQpCj4+ICsjZGVmaW5lIFNFTklO RjJfQ1NJMl9JTlRfU1RBVFVTX1RSSU8wX0VTQ0FQRV9DT0RFX0RFVEVDVF9TVEFfU0hJRlQgMjYK Pj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0lOVF9TVEFUVVNfVFJJTzBfRVNDQVBFX0NPREVfREVU RUNUX1NUQV9NQVNLICgweDEgPDwgMjYpCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9JTlRfU1RB VFVTX1RSSU8xX0VTQ0FQRV9DT0RFX0RFVEVDVF9TVEFfU0hJRlQgMjcKPj4gKyNkZWZpbmUgU0VO SU5GMl9DU0kyX0lOVF9TVEFUVVNfVFJJTzFfRVNDQVBFX0NPREVfREVURUNUX1NUQV9NQVNLICgw eDEgPDwgMjcpCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9JTlRfU1RBVFVTX1RSSU8yX0VTQ0FQ RV9DT0RFX0RFVEVDVF9TVEFfU0hJRlQgMjgKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0lOVF9T VEFUVVNfVFJJTzJfRVNDQVBFX0NPREVfREVURUNUX1NUQV9NQVNLICgweDEgPDwgMjgpCj4+ICsj ZGVmaW5lIFNFTklORjJfQ1NJMl9JTlRfU1RBVFVTX1RSSU8zX0VTQ0FQRV9DT0RFX0RFVEVDVF9T VEFfU0hJRlQgMjkKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0lOVF9TVEFUVVNfVFJJTzNfRVND QVBFX0NPREVfREVURUNUX1NUQV9NQVNLICgweDEgPDwgMjkpCj4+ICsjZGVmaW5lIFNFTklORjJf Q1NJMl9JTlRfU1RBVFVTX01FUkdFX0ZJRk9fQUZfU0hJRlQgMzAKPj4gKyNkZWZpbmUgU0VOSU5G Ml9DU0kyX0lOVF9TVEFUVVNfTUVSR0VfRklGT19BRl9NQVNLICgweDEgPDwgMzApCj4+ICsjZGVm aW5lIFNFTklORjJfQ1NJMl9ER0JfU0VMICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAweDFBMTgKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0RHQl9TRUxfREVCVUdfU0VMX1NISUZU ICAgMAo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfREdCX1NFTF9ERUJVR19TRUxfTUFTSyAgICAo MHhmZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfREdCX1NFTF9ERUJVR19FTl9TSElG VCAgICAzMQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfREdCX1NFTF9ERUJVR19FTl9NQVNLICAg ICAoMHgxIDw8IDMxKQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfREJHX1BPUlQgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgMHgxQTFDCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9E QkdfUE9SVF9DVExfREJHX1BPUlRfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfREJH X1BPUlRfQ1RMX0RCR19QT1JUX01BU0sgKDB4ZmZmZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkYy X0NTSTJfU1BBUkUwICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgxQTIwCj4+ ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9TUEFSRTBfU1BBUkUwX1NISUZUICAgICAgIDAKPj4gKyNk ZWZpbmUgU0VOSU5GMl9DU0kyX1NQQVJFMF9TUEFSRTBfTUFTSyAgICAgICAgKDB4ZmZmZmZmZmYg PDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX1NQQVJFMSAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgIDB4MUEyNAo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfU1BBUkUxX1NQ QVJFMV9TSElGVCAgICAgICAwCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9TUEFSRTFfU1BBUkUx X01BU0sgICAgICAgICgweGZmZmZmZmZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9M TlJDX0ZTTSAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDFBMjgKPj4gKyNkZWZp bmUgU0VOSU5GMl9DU0kyX0xOUkNfRlNNX0xOUkNfUlhfRlNNX1NISUZUIDAKPj4gKyNkZWZpbmUg U0VOSU5GMl9DU0kyX0xOUkNfRlNNX0xOUkNfUlhfRlNNX01BU0sgKDB4M2YgPDwgMCkKPj4gKyNk ZWZpbmUgU0VOSU5GMl9DU0kyX0xOUkRfRlNNICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgIDB4MUEyQwo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfTE5SRF9GU01fTE5SRDBfUlhfRlNN X1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0xOUkRfRlNNX0xOUkQwX1JYX0ZTTV9N QVNLICgweDdmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9MTlJEX0ZTTV9MTlJEMV9S WF9GU01fU0hJRlQgOAo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfTE5SRF9GU01fTE5SRDFfUlhf RlNNX01BU0sgKDB4N2YgPDwgOCkKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0xOUkRfRlNNX0xO UkQyX1JYX0ZTTV9TSElGVCAxNgo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfTE5SRF9GU01fTE5S RDJfUlhfRlNNX01BU0sgKDB4N2YgPDwgMTYpCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9MTlJE X0ZTTV9MTlJEM19SWF9GU01fU0hJRlQgMjQKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0xOUkRf RlNNX0xOUkQzX1JYX0ZTTV9NQVNLICgweDdmIDw8IDI0KQo+PiArI2RlZmluZSBTRU5JTkYyX0NT STJfRlJBTUVfTElORV9OVU0gICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgxQTMwCj4+ICsj ZGVmaW5lIFNFTklORjJfQ1NJMl9GUkFNRV9MSU5FX05VTV9GUkFNRV9OVU1fU0hJRlQgMAo+PiAr I2RlZmluZSBTRU5JTkYyX0NTSTJfRlJBTUVfTElORV9OVU1fRlJBTUVfTlVNX01BU0sgKDB4ZmZm ZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfRlJBTUVfTElORV9OVU1fTElORV9OVU1f U0hJRlQgMTYKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0ZSQU1FX0xJTkVfTlVNX0xJTkVfTlVN X01BU0sgKDB4ZmZmZiA8PCAxNikKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0dFTkVSSUNfU0hP UlQgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MUEzNAo+PiArI2RlZmluZSBTRU5JTkYy X0NTSTJfR0VORVJJQ19TSE9SVF9HRU5FUklDX1NIT1JUX1BBQ0tFVF9EVF9TSElGVCAwCj4+ICsj ZGVmaW5lIFNFTklORjJfQ1NJMl9HRU5FUklDX1NIT1JUX0dFTkVSSUNfU0hPUlRfUEFDS0VUX0RU X01BU0sgKDB4M2YgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0dFTkVSSUNfU0hPUlRf R0VORVJJQ19TSE9SVF9QQUNLRVRfREFUQV9TSElGVCAxNgo+PiArI2RlZmluZSBTRU5JTkYyX0NT STJfR0VORVJJQ19TSE9SVF9HRU5FUklDX1NIT1JUX1BBQ0tFVF9EQVRBX01BU0sgXAo+PiArKDB4 ZmZmZiA8PCAxNikKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0hTUlhfREJHICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgIDB4MUEzOAo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfSFNS WF9EQkdfREFUQV9MQU5FMF9IU1JYX0VOX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0ky X0hTUlhfREJHX0RBVEFfTEFORTBfSFNSWF9FTl9NQVNLICgweDEgPDwgMCkKPj4gKyNkZWZpbmUg U0VOSU5GMl9DU0kyX0hTUlhfREJHX0RBVEFfTEFORTFfSFNSWF9FTl9TSElGVCAxCj4+ICsjZGVm aW5lIFNFTklORjJfQ1NJMl9IU1JYX0RCR19EQVRBX0xBTkUxX0hTUlhfRU5fTUFTSyAoMHgxIDw8 IDEpCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9IU1JYX0RCR19EQVRBX0xBTkUyX0hTUlhfRU5f U0hJRlQgMgo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfSFNSWF9EQkdfREFUQV9MQU5FMl9IU1JY X0VOX01BU0sgKDB4MSA8PCAyKQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfSFNSWF9EQkdfREFU QV9MQU5FM19IU1JYX0VOX1NISUZUIDMKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0hTUlhfREJH X0RBVEFfTEFORTNfSFNSWF9FTl9NQVNLICgweDEgPDwgMykKPj4gKyNkZWZpbmUgU0VOSU5GMl9D U0kyX0hTUlhfREJHX0NMT0NLX0xBTkVfSFNSWF9FTl9TSElGVCA0Cj4+ICsjZGVmaW5lIFNFTklO RjJfQ1NJMl9IU1JYX0RCR19DTE9DS19MQU5FX0hTUlhfRU5fTUFTSyAoMHgxIDw8IDQpCj4+ICsj ZGVmaW5lIFNFTklORjJfQ1NJMl9ESSAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAweDFBM0MKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0RJX1ZDMF9TSElGVCAgICAgICAg ICAgICAgMAo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfRElfVkMwX01BU0sgICAgICAgICAgICAg ICAoMHgzIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9ESV9EVDBfU0hJRlQgICAgICAg ICAgICAgIDIKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0RJX0RUMF9NQVNLICAgICAgICAgICAg ICAgKDB4M2YgPDwgMikKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0RJX1ZDMV9TSElGVCAgICAg ICAgICAgICAgOAo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfRElfVkMxX01BU0sgICAgICAgICAg ICAgICAoMHgzIDw8IDgpCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9ESV9EVDFfU0hJRlQgICAg ICAgICAgICAgIDEwCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9ESV9EVDFfTUFTSyAgICAgICAg ICAgICAgICgweDNmIDw8IDEwKQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfRElfVkMyX1NISUZU ICAgICAgICAgICAgICAxNgo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfRElfVkMyX01BU0sgICAg ICAgICAgICAgICAoMHgzIDw8IDE2KQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfRElfRFQyX1NI SUZUICAgICAgICAgICAgICAxOAo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfRElfRFQyX01BU0sg ICAgICAgICAgICAgICAoMHgzZiA8PCAxOCkKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0RJX1ZD M19TSElGVCAgICAgICAgICAgICAgMjQKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0RJX1ZDM19N QVNLICAgICAgICAgICAgICAgKDB4MyA8PCAyNCkKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0RJ X0RUM19TSElGVCAgICAgICAgICAgICAgMjYKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0RJX0RU M19NQVNLICAgICAgICAgICAgICAgKDB4M2YgPDwgMjYpCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJ Ml9IU19UUkFJTCAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDFBNDAKPj4gKyNk ZWZpbmUgU0VOSU5GMl9DU0kyX0hTX1RSQUlMX0hTX1RSQUlMX1BBUkFNRVRFUl9TSElGVCAwCj4+ ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9IU19UUkFJTF9IU19UUkFJTF9QQVJBTUVURVJfTUFTSyAo MHhmZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfRElfQ1RSTCAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgMHgxQTQ0Cj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9ESV9D VFJMX1ZDMF9JTlRFUkxFQVZJTkdfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfRElf Q1RSTF9WQzBfSU5URVJMRUFWSU5HX01BU0sgKDB4MSA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkYy X0NTSTJfRElfQ1RSTF9EVDBfSU5URVJMRUFWSU5HX1NISUZUIDEKPj4gKyNkZWZpbmUgU0VOSU5G Ml9DU0kyX0RJX0NUUkxfRFQwX0lOVEVSTEVBVklOR19NQVNLICgweDMgPDwgMSkKPj4gKyNkZWZp bmUgU0VOSU5GMl9DU0kyX0RJX0NUUkxfVkMxX0lOVEVSTEVBVklOR19TSElGVCA4Cj4+ICsjZGVm aW5lIFNFTklORjJfQ1NJMl9ESV9DVFJMX1ZDMV9JTlRFUkxFQVZJTkdfTUFTSyAoMHgxIDw8IDgp Cj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9ESV9DVFJMX0RUMV9JTlRFUkxFQVZJTkdfU0hJRlQg OQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfRElfQ1RSTF9EVDFfSU5URVJMRUFWSU5HX01BU0sg KDB4MyA8PCA5KQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfRElfQ1RSTF9WQzJfSU5URVJMRUFW SU5HX1NISUZUIDE2Cj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9ESV9DVFJMX1ZDMl9JTlRFUkxF QVZJTkdfTUFTSyAoMHgxIDw8IDE2KQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfRElfQ1RSTF9E VDJfSU5URVJMRUFWSU5HX1NISUZUIDE3Cj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9ESV9DVFJM X0RUMl9JTlRFUkxFQVZJTkdfTUFTSyAoMHgzIDw8IDE3KQo+PiArI2RlZmluZSBTRU5JTkYyX0NT STJfRElfQ1RSTF9WQzNfSU5URVJMRUFWSU5HX1NISUZUIDI0Cj4+ICsjZGVmaW5lIFNFTklORjJf Q1NJMl9ESV9DVFJMX1ZDM19JTlRFUkxFQVZJTkdfTUFTSyAoMHgxIDw8IDI0KQo+PiArI2RlZmlu ZSBTRU5JTkYyX0NTSTJfRElfQ1RSTF9EVDNfSU5URVJMRUFWSU5HX1NISUZUIDI1Cj4+ICsjZGVm aW5lIFNFTklORjJfQ1NJMl9ESV9DVFJMX0RUM19JTlRFUkxFQVZJTkdfTUFTSyAoMHgzIDw8IDI1 KQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfREVURUNUX0NPTjEgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgMHgxQTRDCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9ERVRFQ1RfQ09OMV9E RVRFQ1RfU1lOQ19ESVNBQkxFX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0RFVEVD VF9DT04xX0RFVEVDVF9TWU5DX0RJU0FCTEVfTUFTSyAoMHgxIDw8IDApCj4+ICsjZGVmaW5lIFNF TklORjJfQ1NJMl9ERVRFQ1RfQ09OMV9ERVRFQ1RfU1lOQ19NQVNLX1NISUZUIDEKPj4gKyNkZWZp bmUgU0VOSU5GMl9DU0kyX0RFVEVDVF9DT04xX0RFVEVDVF9TWU5DX01BU0tfTUFTSyAoMHg3ZiA8 PCAxKQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfREVURUNUX0NPTjFfU1lOQ19XT1JEX1NISUZU IDgKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0RFVEVDVF9DT04xX1NZTkNfV09SRF9NQVNLICgw eDFmZmZmZiA8PCA4KQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfREVURUNUX0NPTjIgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgMHgxQTUwCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9E RVRFQ1RfQ09OMl9ERVRFQ1RfRVNDQVBFX0RJU0FCTEVfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5J TkYyX0NTSTJfREVURUNUX0NPTjJfREVURUNUX0VTQ0FQRV9ESVNBQkxFX01BU0sgKDB4MSA8PCAw KQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfREVURUNUX0NPTjJfREVURUNUX0VTQ0FQRV9NQVNL X1NISUZUIDEKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0RFVEVDVF9DT04yX0RFVEVDVF9FU0NB UEVfTUFTS19NQVNLICgweDdmIDw8IDEpCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9ERVRFQ1Rf Q09OMl9FU0NBUEVfV09SRF9TSElGVCA4Cj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9ERVRFQ1Rf Q09OMl9FU0NBUEVfV09SRF9NQVNLICgweDFmZmZmZiA8PCA4KQo+PiArI2RlZmluZSBTRU5JTkYy X0NTSTJfREVURUNUX0NPTjMgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgxQTU0Cj4+ ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9ERVRFQ1RfQ09OM19ERVRFQ1RfUE9TVF9ESVNBQkxFX1NI SUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0RFVEVDVF9DT04zX0RFVEVDVF9QT1NUX0RJ U0FCTEVfTUFTSyAoMHgxIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9ERVRFQ1RfQ09O M19ERVRFQ1RfUE9TVF9NQVNLX1NISUZUIDEKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0RFVEVD VF9DT04zX0RFVEVDVF9QT1NUX01BU0tfTUFTSyAoMHg3ZiA8PCAxKQo+PiArI2RlZmluZSBTRU5J TkYyX0NTSTJfREVURUNUX0NPTjNfUE9TVF9XT1JEX1NISUZUIDgKPj4gKyNkZWZpbmUgU0VOSU5G Ml9DU0kyX0RFVEVDVF9DT04zX1BPU1RfV09SRF9NQVNLICgweDFmZmZmZiA8PCA4KQo+PiArI2Rl ZmluZSBTRU5JTkYyX0NTSTJfUkxSMF9DT04wICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgMHgxQTU4Cj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9STFIwX0NPTjBfUkxSMF9QUkJTX1BB VFRFUk5fU0VMX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX1JMUjBfQ09OMF9STFIw X1BSQlNfUEFUVEVSTl9TRUxfTUFTSyAoMHhmZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkYyX0NT STJfUkxSMF9DT04wX1JMUjBfUFJCU19TRUVEXzBfU0hJRlQgOAo+PiArI2RlZmluZSBTRU5JTkYy X0NTSTJfUkxSMF9DT04wX1JMUjBfUFJCU19TRUVEXzBfTUFTSyAoMHhmZiA8PCA4KQo+PiArI2Rl ZmluZSBTRU5JTkYyX0NTSTJfUkxSMF9DT04wX1JMUjBfUFJCU19TRUVEXzFfU0hJRlQgMTYKPj4g KyNkZWZpbmUgU0VOSU5GMl9DU0kyX1JMUjBfQ09OMF9STFIwX1BSQlNfU0VFRF8xX01BU0sgKDB4 ZmYgPDwgMTYpCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9STFIwX0NPTjBfUkxSMF9QUkJTX1NF RURfMl9TSElGVCAyNAo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfUkxSMF9DT04wX1JMUjBfUFJC U19TRUVEXzJfTUFTSyAoMHhmZiA8PCAyNCkKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX1JMUjFf Q09OMCAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MUE1Qwo+PiArI2RlZmluZSBT RU5JTkYyX0NTSTJfUkxSMV9DT04wX1JMUjFfUFJCU19QQVRURVJOX1NFTF9TSElGVCAwCj4+ICsj ZGVmaW5lIFNFTklORjJfQ1NJMl9STFIxX0NPTjBfUkxSMV9QUkJTX1BBVFRFUk5fU0VMX01BU0sg KDB4ZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX1JMUjFfQ09OMF9STFIxX1BSQlNf U0VFRF8wX1NISUZUIDgKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX1JMUjFfQ09OMF9STFIxX1BS QlNfU0VFRF8wX01BU0sgKDB4ZmYgPDwgOCkKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX1JMUjFf Q09OMF9STFIxX1BSQlNfU0VFRF8xX1NISUZUIDE2Cj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9S TFIxX0NPTjBfUkxSMV9QUkJTX1NFRURfMV9NQVNLICgweGZmIDw8IDE2KQo+PiArI2RlZmluZSBT RU5JTkYyX0NTSTJfUkxSMV9DT04wX1JMUjFfUFJCU19TRUVEXzJfU0hJRlQgMjQKPj4gKyNkZWZp bmUgU0VOSU5GMl9DU0kyX1JMUjFfQ09OMF9STFIxX1BSQlNfU0VFRF8yX01BU0sgKDB4ZmYgPDwg MjQpCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9STFIyX0NPTjAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAweDFBNjAKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX1JMUjJfQ09OMF9S TFIyX1BSQlNfUEFUVEVSTl9TRUxfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfUkxS Ml9DT04wX1JMUjJfUFJCU19QQVRURVJOX1NFTF9NQVNLICgweGZmIDw8IDApCj4+ICsjZGVmaW5l IFNFTklORjJfQ1NJMl9STFIyX0NPTjBfUkxSMl9QUkJTX1NFRURfMF9TSElGVCA4Cj4+ICsjZGVm aW5lIFNFTklORjJfQ1NJMl9STFIyX0NPTjBfUkxSMl9QUkJTX1NFRURfMF9NQVNLICgweGZmIDw8 IDgpCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9STFIyX0NPTjBfUkxSMl9QUkJTX1NFRURfMV9T SElGVCAxNgo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfUkxSMl9DT04wX1JMUjJfUFJCU19TRUVE XzFfTUFTSyAoMHhmZiA8PCAxNikKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX1JMUjJfQ09OMF9S TFIyX1BSQlNfU0VFRF8yX1NISUZUIDI0Cj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9STFIyX0NP TjBfUkxSMl9QUkJTX1NFRURfMl9NQVNLICgweGZmIDw8IDI0KQo+PiArI2RlZmluZSBTRU5JTkYy X0NTSTJfUkxSX0NPTjAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgxQTY0Cj4+ ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9STFJfQ09OMF9STFJOX1BSQlNfUEFUVEVSTl9TRUxfU0hJ RlQgMAo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfUkxSX0NPTjBfUkxSTl9QUkJTX1BBVFRFUk5f U0VMX01BU0sgKDB4ZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX1JMUl9DT04wX1JM Uk5fUFJCU19TRUVEXzBfU0hJRlQgOAo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfUkxSX0NPTjBf UkxSTl9QUkJTX1NFRURfMF9NQVNLICgweGZmIDw8IDgpCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJ Ml9STFJfQ09OMF9STFJOX1BSQlNfU0VFRF8xX1NISUZUIDE2Cj4+ICsjZGVmaW5lIFNFTklORjJf Q1NJMl9STFJfQ09OMF9STFJOX1BSQlNfU0VFRF8xX01BU0sgKDB4ZmYgPDwgMTYpCj4+ICsjZGVm aW5lIFNFTklORjJfQ1NJMl9STFJfQ09OMF9STFJOX1BSQlNfU0VFRF8yX1NISUZUIDI0Cj4+ICsj ZGVmaW5lIFNFTklORjJfQ1NJMl9STFJfQ09OMF9STFJOX1BSQlNfU0VFRF8yX01BU0sgKDB4ZmYg PDwgMjQpCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9NVVhfQ09OICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAweDFBNjgKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX01VWF9DT05f RFBIWV9SWF9FWFRFUk5BTF9FTl9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9NVVhf Q09OX0RQSFlfUlhfRVhURVJOQUxfRU5fTUFTSyAoMHgxIDw8IDApCj4+ICsjZGVmaW5lIFNFTklO RjJfQ1NJMl9NVVhfQ09OX0NQSFlfVFhfRVhURVJOQUxfRU5fU0hJRlQgMQo+PiArI2RlZmluZSBT RU5JTkYyX0NTSTJfTVVYX0NPTl9DUEhZX1RYX0VYVEVSTkFMX0VOX01BU0sgKDB4MSA8PCAxKQo+ PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfTVVYX0NPTl9DUEhZX1JYX0VYVEVSTkFMX0VOX1NISUZU IDIKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX01VWF9DT05fQ1BIWV9SWF9FWFRFUk5BTF9FTl9N QVNLICgweDEgPDwgMikKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX01VWF9DT05fUkxSX1BBVFRF Uk5fREVMQVlfRU5fU0hJRlQgMwo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfTVVYX0NPTl9STFJf UEFUVEVSTl9ERUxBWV9FTl9NQVNLICgweDEgPDwgMykKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0ky X01VWF9DT05fUE9TVF9QQUNLRVRfSUdOT1JFX0VOX1NISUZUIDQKPj4gKyNkZWZpbmUgU0VOSU5G Ml9DU0kyX01VWF9DT05fUE9TVF9QQUNLRVRfSUdOT1JFX0VOX01BU0sgKDB4MSA8PCA0KQo+PiAr I2RlZmluZSBTRU5JTkYyX0NTSTJfREVURUNUX0RCRzAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgMHgxQTZDCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9ERVRFQ1RfREJHMF9ERVRFQ1Rf U1lOQ19MQU5FMF9TVF9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9ERVRFQ1RfREJH MF9ERVRFQ1RfU1lOQ19MQU5FMF9TVF9NQVNLICgweDEgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5G Ml9DU0kyX0RFVEVDVF9EQkcwX0RFVEVDVF9FU0NBUEVfTEFORTBfU1RfU0hJRlQgMQo+PiArI2Rl ZmluZSBTRU5JTkYyX0NTSTJfREVURUNUX0RCRzBfREVURUNUX0VTQ0FQRV9MQU5FMF9TVF9NQVNL ICgweDEgPDwgMSkKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0RFVEVDVF9EQkcwX0RFVEVDVF9Q T1NUX0xBTkUwX1NUX1NISUZUIDIKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0RFVEVDVF9EQkcw X0RFVEVDVF9QT1NUX0xBTkUwX1NUX01BU0sgKDB4MSA8PCAyKQo+PiArI2RlZmluZSBTRU5JTkYy X0NTSTJfREVURUNUX0RCRzBfUE9TSVRJT05fU1lOQ19MQU5FMF9TVF9TSElGVCAzCj4+ICsjZGVm aW5lIFNFTklORjJfQ1NJMl9ERVRFQ1RfREJHMF9QT1NJVElPTl9TWU5DX0xBTkUwX1NUX01BU0sg KDB4ZiA8PCAzKQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfREVURUNUX0RCRzBfUE9TSVRJT05f RVNDQVBFX0xBTkUwX1NUX1NISUZUIDcKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0RFVEVDVF9E QkcwX1BPU0lUSU9OX0VTQ0FQRV9MQU5FMF9TVF9NQVNLICgweGYgPDwgNykKPj4gKyNkZWZpbmUg U0VOSU5GMl9DU0kyX0RFVEVDVF9EQkcwX0RFVEVDVF9TWU5DX0xBTkUxX1NUX1NISUZUIDEyCj4+ ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9ERVRFQ1RfREJHMF9ERVRFQ1RfU1lOQ19MQU5FMV9TVF9N QVNLICgweDEgPDwgMTIpCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9ERVRFQ1RfREJHMF9ERVRF Q1RfRVNDQVBFX0xBTkUxX1NUX1NISUZUIDEzCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9ERVRF Q1RfREJHMF9ERVRFQ1RfRVNDQVBFX0xBTkUxX1NUX01BU0sgKDB4MSA8PCAxMykKPj4gKyNkZWZp bmUgU0VOSU5GMl9DU0kyX0RFVEVDVF9EQkcwX0RFVEVDVF9QT1NUX0xBTkUxX1NUX1NISUZUIDE0 Cj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9ERVRFQ1RfREJHMF9ERVRFQ1RfUE9TVF9MQU5FMV9T VF9NQVNLICgweDEgPDwgMTQpCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9ERVRFQ1RfREJHMF9Q T1NJVElPTl9TWU5DX0xBTkUxX1NUX1NISUZUIDE1Cj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9E RVRFQ1RfREJHMF9QT1NJVElPTl9TWU5DX0xBTkUxX1NUX01BU0sgKDB4ZiA8PCAxNSkKPj4gKyNk ZWZpbmUgU0VOSU5GMl9DU0kyX0RFVEVDVF9EQkcwX1BPU0lUSU9OX0VTQ0FQRV9MQU5FMV9TVF9T SElGVCAxOQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfREVURUNUX0RCRzBfUE9TSVRJT05fRVND QVBFX0xBTkUxX1NUX01BU0sgKDB4ZiA8PCAxOSkKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0RF VEVDVF9EQkcwX0RFVEVDVF9TWU5DX0xBTkUyX1NUX1NISUZUIDI0Cj4+ICsjZGVmaW5lIFNFTklO RjJfQ1NJMl9ERVRFQ1RfREJHMF9ERVRFQ1RfU1lOQ19MQU5FMl9TVF9NQVNLICgweDEgPDwgMjQp Cj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9ERVRFQ1RfREJHMF9ERVRFQ1RfRVNDQVBFX0xBTkUy X1NUX1NISUZUIDI1Cj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9ERVRFQ1RfREJHMF9ERVRFQ1Rf RVNDQVBFX0xBTkUyX1NUX01BU0sgKDB4MSA8PCAyNSkKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0ky X0RFVEVDVF9EQkcwX0RFVEVDVF9QT1NUX0xBTkUyX1NUX1NISUZUIDI2Cj4+ICsjZGVmaW5lIFNF TklORjJfQ1NJMl9ERVRFQ1RfREJHMF9ERVRFQ1RfUE9TVF9MQU5FMl9TVF9NQVNLICgweDEgPDwg MjYpCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9ERVRFQ1RfREJHMF9QT1NJVElPTl9TWU5DX0xB TkUyX1NUX1NISUZUIDI3Cj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9ERVRFQ1RfREJHMF9QT1NJ VElPTl9TWU5DX0xBTkUyX1NUX01BU0sgKDB4ZiA8PCAyNykKPj4gKyNkZWZpbmUgU0VOSU5GMl9D U0kyX0RFVEVDVF9EQkcxICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MUE3MAo+PiAr I2RlZmluZSBTRU5JTkYyX0NTSTJfREVURUNUX0RCRzFfUE9TSVRJT05fRVNDQVBFX0xBTkUyX1NU X1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0RFVEVDVF9EQkcxX1BPU0lUSU9OX0VT Q0FQRV9MQU5FMl9TVF9NQVNLICgweGYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX1JF U1lOQ19NRVJHRV9DVEwgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MUE3NAo+PiArI2RlZmlu ZSBTRU5JTkYyX0NTSTJfUkVTWU5DX01FUkdFX0NUTF9DUEhZX0xBTkVfUkVTWU5DX0NOVF9TSElG VCAwCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9SRVNZTkNfTUVSR0VfQ1RMX0NQSFlfTEFORV9S RVNZTkNfQ05UX01BU0sgKDB4NyA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfUkVTWU5D X01FUkdFX0NUTF9MQU5FX1JFU1lOQ19GTFVTSF9FTl9TSElGVCA4Cj4+ICsjZGVmaW5lIFNFTklO RjJfQ1NJMl9SRVNZTkNfTUVSR0VfQ1RMX0xBTkVfUkVTWU5DX0ZMVVNIX0VOX01BU0sgKDB4MSA8 PCA4KQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfUkVTWU5DX01FUkdFX0NUTF9MQU5FX1JFU1lO Q19EQVRBT1VUX09QVElPTl9TSElGVCA5Cj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9SRVNZTkNf TUVSR0VfQ1RMX0xBTkVfUkVTWU5DX0RBVEFPVVRfT1BUSU9OX01BU0sgXAo+PiArKDB4MSA8PCA5 KQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfUkVTWU5DX01FUkdFX0NUTF9CWVBBU1NfTEFORV9S RVNZTkNfU0hJRlQgMTAKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX1JFU1lOQ19NRVJHRV9DVExf QllQQVNTX0xBTkVfUkVTWU5DX01BU0sgKDB4MSA8PCAxMCkKPj4gKyNkZWZpbmUgU0VOSU5GMl9D U0kyX1JFU1lOQ19NRVJHRV9DVExfQ0RQSFlfU0VMX1NISUZUIDExCj4+ICsjZGVmaW5lIFNFTklO RjJfQ1NJMl9SRVNZTkNfTUVSR0VfQ1RMX0NEUEhZX1NFTF9NQVNLICgweDEgPDwgMTEpCj4+ICsj ZGVmaW5lIFNFTklORjJfQ1NJMl9DVFJMX1RSSU9fTVVYICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAweDFBNzgKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0NUUkxfVFJJT19NVVhfVFJJTzBf TVVYX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0NUUkxfVFJJT19NVVhfVFJJTzBf TVVYX01BU0sgKDB4NyA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfQ1RSTF9UUklPX01V WF9UUklPMV9NVVhfU0hJRlQgMwo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfQ1RSTF9UUklPX01V WF9UUklPMV9NVVhfTUFTSyAoMHg3IDw8IDMpCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9DVFJM X1RSSU9fTVVYX1RSSU8yX01VWF9TSElGVCA2Cj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9DVFJM X1RSSU9fTVVYX1RSSU8yX01VWF9NQVNLICgweDcgPDwgNikKPj4gKyNkZWZpbmUgU0VOSU5GMl9D U0kyX0NUUkxfVFJJT19NVVhfVFJJTzNfTVVYX1NISUZUIDkKPj4gKyNkZWZpbmUgU0VOSU5GMl9D U0kyX0NUUkxfVFJJT19NVVhfVFJJTzNfTVVYX01BU0sgKDB4NyA8PCA5KQo+PiArI2RlZmluZSBT RU5JTkYyX0NTSTJfQ1RSTF9UUklPX0NPTiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgx QTdDCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9DVFJMX1RSSU9fQ09OX1RSSU8wX0xQUlhfRU5f U0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfQ1RSTF9UUklPX0NPTl9UUklPMF9MUFJY X0VOX01BU0sgKDB4MSA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfQ1RSTF9UUklPX0NP Tl9UUklPMF9IU1JYX0VOX1NISUZUIDEKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0NUUkxfVFJJ T19DT05fVFJJTzBfSFNSWF9FTl9NQVNLICgweDEgPDwgMSkKPj4gKyNkZWZpbmUgU0VOSU5GMl9D U0kyX0NUUkxfVFJJT19DT05fVFJJTzFfTFBSWF9FTl9TSElGVCAyCj4+ICsjZGVmaW5lIFNFTklO RjJfQ1NJMl9DVFJMX1RSSU9fQ09OX1RSSU8xX0xQUlhfRU5fTUFTSyAoMHgxIDw8IDIpCj4+ICsj ZGVmaW5lIFNFTklORjJfQ1NJMl9DVFJMX1RSSU9fQ09OX1RSSU8xX0hTUlhfRU5fU0hJRlQgMwo+ PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfQ1RSTF9UUklPX0NPTl9UUklPMV9IU1JYX0VOX01BU0sg KDB4MSA8PCAzKQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfQ1RSTF9UUklPX0NPTl9UUklPMl9M UFJYX0VOX1NISUZUIDQKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0NUUkxfVFJJT19DT05fVFJJ TzJfTFBSWF9FTl9NQVNLICgweDEgPDwgNCkKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0NUUkxf VFJJT19DT05fVFJJTzJfSFNSWF9FTl9TSElGVCA1Cj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9D VFJMX1RSSU9fQ09OX1RSSU8yX0hTUlhfRU5fTUFTSyAoMHgxIDw8IDUpCj4+ICsjZGVmaW5lIFNF TklORjJfQ1NJMl9DVFJMX1RSSU9fQ09OX1RSSU8zX0xQUlhfRU5fU0hJRlQgNgo+PiArI2RlZmlu ZSBTRU5JTkYyX0NTSTJfQ1RSTF9UUklPX0NPTl9UUklPM19MUFJYX0VOX01BU0sgKDB4MSA8PCA2 KQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfQ1RSTF9UUklPX0NPTl9UUklPM19IU1JYX0VOX1NI SUZUIDcKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0NUUkxfVFJJT19DT05fVFJJTzNfSFNSWF9F Tl9NQVNLICgweDEgPDwgNykKPj4gKyNkZWZpbmUgU0VOSU5GMl9GSVhfQUREUl9DUEhZMF9EQkcg ICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MUE4MAo+PiArI2RlZmluZSBTRU5JTkYyX0ZJ WF9BRERSX0NQSFkwX0RCR19FUlJPUl9DT1VOVF9DUEhZMF9TSElGVCAxNgo+PiArI2RlZmluZSBT RU5JTkYyX0ZJWF9BRERSX0NQSFkwX0RCR19FUlJPUl9DT1VOVF9DUEhZMF9NQVNLICgweGZmIDw8 IDE2KQo+PiArI2RlZmluZSBTRU5JTkYyX0ZJWF9BRERSX0NQSFkwX0RCR19XT1JEX0NPVU5UX09W RVJfRkxPQVRfQ1BIWTBfU0hJRlQgMjQKPj4gKyNkZWZpbmUgU0VOSU5GMl9GSVhfQUREUl9DUEhZ MF9EQkdfV09SRF9DT1VOVF9PVkVSX0ZMT0FUX0NQSFkwX01BU0sgKDB4MSA8PCAyNCkKPj4gKyNk ZWZpbmUgU0VOSU5GMl9GSVhfQUREUl9DUEhZMV9EQkcgICAgICAgICAgICAgICAgICAgICAgICAg ICAgIDB4MUE4NAo+PiArI2RlZmluZSBTRU5JTkYyX0ZJWF9BRERSX0NQSFkxX0RCR19FUlJPUl9D T1VOVF9DUEhZMV9TSElGVCAxNgo+PiArI2RlZmluZSBTRU5JTkYyX0ZJWF9BRERSX0NQSFkxX0RC R19FUlJPUl9DT1VOVF9DUEhZMV9NQVNLICgweGZmIDw8IDE2KQo+PiArI2RlZmluZSBTRU5JTkYy X0ZJWF9BRERSX0NQSFkxX0RCR19XT1JEX0NPVU5UX09WRVJfRkxPQVRfQ1BIWTFfU0hJRlQgMjQK Pj4gKyNkZWZpbmUgU0VOSU5GMl9GSVhfQUREUl9DUEhZMV9EQkdfV09SRF9DT1VOVF9PVkVSX0ZM T0FUX0NQSFkxX01BU0sgKDB4MSA8PCAyNCkKPj4gKyNkZWZpbmUgU0VOSU5GMl9GSVhfQUREUl9D UEhZMl9EQkcgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MUE4OAo+PiArI2RlZmluZSBT RU5JTkYyX0ZJWF9BRERSX0NQSFkyX0RCR19FUlJPUl9DT1VOVF9DUEhZMl9TSElGVCAxNgo+PiAr I2RlZmluZSBTRU5JTkYyX0ZJWF9BRERSX0NQSFkyX0RCR19FUlJPUl9DT1VOVF9DUEhZMl9NQVNL ICgweGZmIDw8IDE2KQo+PiArI2RlZmluZSBTRU5JTkYyX0ZJWF9BRERSX0NQSFkyX0RCR19XT1JE X0NPVU5UX09WRVJfRkxPQVRfQ1BIWTJfU0hJRlQgMjQKPj4gKyNkZWZpbmUgU0VOSU5GMl9GSVhf QUREUl9DUEhZMl9EQkdfV09SRF9DT1VOVF9PVkVSX0ZMT0FUX0NQSFkyX01BU0sgKDB4MSA8PCAy NCkKPj4gKyNkZWZpbmUgU0VOSU5GMl9GSVhfQUREUl9EQkcgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgIDB4MUE4Qwo+PiArI2RlZmluZSBTRU5JTkYyX0ZJWF9BRERSX0RCR19FUlJP Ul9DT1VOVF9TSElGVCAxNgo+PiArI2RlZmluZSBTRU5JTkYyX0ZJWF9BRERSX0RCR19FUlJPUl9D T1VOVF9NQVNLICAoMHhmZiA8PCAxNikKPj4gKyNkZWZpbmUgU0VOSU5GMl9GSVhfQUREUl9EQkdf V09SRF9DT1VOVF9PVkVSX0ZMT0FUX1NISUZUIDI0Cj4+ICsjZGVmaW5lIFNFTklORjJfRklYX0FE RFJfREJHX1dPUkRfQ09VTlRfT1ZFUl9GTE9BVF9NQVNLICgweDEgPDwgMjQpCj4+ICsjZGVmaW5l IFNFTklORjJfV0lSRV9TVEFURV9ERUNPREVfQ1BIWTBfREJHMCAgICAgICAgICAgICAgICAgICAw eDFBOTAKPj4gKyNkZWZpbmUgU0VOSU5GMl9XSVJFX1NUQVRFX0RFQ09ERV9DUEhZMF9EQkcwX1NZ TUJPTF9TVFJFQU0wX0NQSFkwX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GMl9XSVJFX1NUQVRF X0RFQ09ERV9DUEhZMF9EQkcwX1NZTUJPTF9TVFJFQU0wX0NQSFkwX01BU0sgXAo+PiArKDB4ZmZm ZmZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GMl9XSVJFX1NUQVRFX0RFQ09ERV9DUEhZMF9E QkcxICAgICAgICAgICAgICAgICAgIDB4MUE5NAo+PiArI2RlZmluZSBTRU5JTkYyX1dJUkVfU1RB VEVfREVDT0RFX0NQSFkwX0RCRzFfU1lNQk9MX1NUUkVBTTFfQ1BIWTBfU0hJRlQgMAo+PiArI2Rl ZmluZSBTRU5JTkYyX1dJUkVfU1RBVEVfREVDT0RFX0NQSFkwX0RCRzFfU1lNQk9MX1NUUkVBTTFf Q1BIWTBfTUFTSyBcCj4+ICsoMHgzZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GMl9XSVJFX1NU QVRFX0RFQ09ERV9DUEhZMF9EQkcxX1NZTUJPTF9TVFJFQU1fVkFMSURfQ1BIWTBfU0hJRlQgMTAK Pj4gKyNkZWZpbmUgU0VOSU5GMl9XSVJFX1NUQVRFX0RFQ09ERV9DUEhZMF9EQkcxX1NZTUJPTF9T VFJFQU1fVkFMSURfQ1BIWTBfTUFTSyBcCj4+ICsoMHgxIDw8IDEwKQo+PiArI2RlZmluZSBTRU5J TkYyX1dJUkVfU1RBVEVfREVDT0RFX0NQSFkxX0RCRzAgICAgICAgICAgICAgICAgICAgMHgxQTk4 Cj4+ICsjZGVmaW5lIFNFTklORjJfV0lSRV9TVEFURV9ERUNPREVfQ1BIWTFfREJHMF9TWU1CT0xf U1RSRUFNMF9DUEhZMV9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjJfV0lSRV9TVEFURV9ERUNP REVfQ1BIWTFfREJHMF9TWU1CT0xfU1RSRUFNMF9DUEhZMV9NQVNLIFwKPj4gKygweGZmZmZmZmZm IDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjJfV0lSRV9TVEFURV9ERUNPREVfQ1BIWTFfREJHMSAg ICAgICAgICAgICAgICAgICAweDFBOUMKPj4gKyNkZWZpbmUgU0VOSU5GMl9XSVJFX1NUQVRFX0RF Q09ERV9DUEhZMV9EQkcxX1NZTUJPTF9TVFJFQU0xX0NQSFkxX1NISUZUIDAKPj4gKyNkZWZpbmUg U0VOSU5GMl9XSVJFX1NUQVRFX0RFQ09ERV9DUEhZMV9EQkcxX1NZTUJPTF9TVFJFQU0xX0NQSFkx X01BU0sgXAo+PiArKDB4M2ZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjJfV0lSRV9TVEFURV9E RUNPREVfQ1BIWTFfREJHMV9TWU1CT0xfU1RSRUFNX1ZBTElEX0NQSFkxX1NISUZUIDEwCj4+ICsj ZGVmaW5lIFNFTklORjJfV0lSRV9TVEFURV9ERUNPREVfQ1BIWTFfREJHMV9TWU1CT0xfU1RSRUFN X1ZBTElEX0NQSFkxX01BU0sgXAo+PiArKDB4MSA8PCAxMCkKPj4gKyNkZWZpbmUgU0VOSU5GMl9X SVJFX1NUQVRFX0RFQ09ERV9DUEhZMl9EQkcwICAgICAgICAgICAgICAgICAgIDB4MUFBMAo+PiAr I2RlZmluZSBTRU5JTkYyX1dJUkVfU1RBVEVfREVDT0RFX0NQSFkyX0RCRzBfU1lNQk9MX1NUUkVB TTBfQ1BIWTJfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkYyX1dJUkVfU1RBVEVfREVDT0RFX0NQ SFkyX0RCRzBfU1lNQk9MX1NUUkVBTTBfQ1BIWTJfTUFTSyBcCj4+ICsoMHhmZmZmZmZmZiA8PCAw KQo+PiArI2RlZmluZSBTRU5JTkYyX1dJUkVfU1RBVEVfREVDT0RFX0NQSFkyX0RCRzEgICAgICAg ICAgICAgICAgICAgMHgxQUE0Cj4+ICsjZGVmaW5lIFNFTklORjJfV0lSRV9TVEFURV9ERUNPREVf Q1BIWTJfREJHMV9TWU1CT0xfU1RSRUFNMV9DUEhZMl9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklO RjJfV0lSRV9TVEFURV9ERUNPREVfQ1BIWTJfREJHMV9TWU1CT0xfU1RSRUFNMV9DUEhZMl9NQVNL IFwKPj4gKygweDNmZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkYyX1dJUkVfU1RBVEVfREVDT0RF X0NQSFkyX0RCRzFfU1lNQk9MX1NUUkVBTV9WQUxJRF9DUEhZMl9TSElGVCAxMAo+PiArI2RlZmlu ZSBTRU5JTkYyX1dJUkVfU1RBVEVfREVDT0RFX0NQSFkyX0RCRzFfU1lNQk9MX1NUUkVBTV9WQUxJ RF9DUEhZMl9NQVNLIFwKPj4gKygweDEgPDwgMTApCj4+ICsjZGVmaW5lIFNFTklORjJfU1lOQ19S RVNZTkNfQ1RMICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDFBQTgKPj4gKyNkZWZp bmUgU0VOSU5GMl9TWU5DX1JFU1lOQ19DVExfU1lOQ19ERVRFQ1RJT05fU0VMX1NISUZUIDAKPj4g KyNkZWZpbmUgU0VOSU5GMl9TWU5DX1JFU1lOQ19DVExfU1lOQ19ERVRFQ1RJT05fU0VMX01BU0sg KDB4NyA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkYyX1NZTkNfUkVTWU5DX0NUTF9GTFVTSF9WQUxJ RF9TSElGVCAzCj4+ICsjZGVmaW5lIFNFTklORjJfU1lOQ19SRVNZTkNfQ1RMX0ZMVVNIX1ZBTElE X01BU0sgKDB4MSA8PCAzKQo+PiArI2RlZmluZSBTRU5JTkYyX1BPU1RfREVURUNUX0NUTCAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgxQUFDCj4+ICsjZGVmaW5lIFNFTklORjJfUE9T VF9ERVRFQ1RfQ1RMX1BPU1RfREVURUNUX0RJU0FCTEVfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5J TkYyX1BPU1RfREVURUNUX0NUTF9QT1NUX0RFVEVDVF9ESVNBQkxFX01BU0sgKDB4MSA8PCAwKQo+ PiArI2RlZmluZSBTRU5JTkYyX1BPU1RfREVURUNUX0NUTF9QT1NUX0VOX1NISUZUICAxCj4+ICsj ZGVmaW5lIFNFTklORjJfUE9TVF9ERVRFQ1RfQ1RMX1BPU1RfRU5fTUFTSyAgICgweDEgPDwgMSkK Pj4gKyNkZWZpbmUgU0VOSU5GMl9XSVJFX1NUQVRFX0RFQ09ERV9DT05GSUcgICAgICAgICAgICAg ICAgICAgICAgIDB4MUFCMAo+PiArI2RlZmluZSBTRU5JTkYyX1dJUkVfU1RBVEVfREVDT0RFX0NP TkZJR19JTklUX1NUQVRFX0RFQ09ERV9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjJfV0lSRV9T VEFURV9ERUNPREVfQ09ORklHX0lOSVRfU1RBVEVfREVDT0RFX01BU0sgKDB4NyA8PCAwKQo+PiAr I2RlZmluZSBTRU5JTkYyX0NTSTJfQ1BIWV9MTlJEX0ZTTSAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgMHgxQUI0Cj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9DUEhZX0xOUkRfRlNNX1RSSU8w X1JYX0ZTTV9TSElGVCA4Cj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9DUEhZX0xOUkRfRlNNX1RS SU8wX1JYX0ZTTV9NQVNLICgweDdmIDw8IDgpCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9DUEhZ X0xOUkRfRlNNX1RSSU8xX1JYX0ZTTV9TSElGVCAxNgo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJf Q1BIWV9MTlJEX0ZTTV9UUklPMV9SWF9GU01fTUFTSyAoMHg3ZiA8PCAxNikKPj4gKyNkZWZpbmUg U0VOSU5GMl9DU0kyX0NQSFlfTE5SRF9GU01fVFJJTzJfUlhfRlNNX1NISUZUIDI0Cj4+ICsjZGVm aW5lIFNFTklORjJfQ1NJMl9DUEhZX0xOUkRfRlNNX1RSSU8yX1JYX0ZTTV9NQVNLICgweDdmIDw8 IDI0KQo+PiArI2RlZmluZSBTRU5JTkYyX0ZJWF9BRERSX0NQSFkwX0RCRzAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgMHgxQUI4Cj4+ICsjZGVmaW5lIFNFTklORjJfRklYX0FERFJfQ1BIWTBf REJHMF9XT1JEX0NPVU5UX0NQSFkwX0RCRzBfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkYyX0ZJ WF9BRERSX0NQSFkwX0RCRzBfV09SRF9DT1VOVF9DUEhZMF9EQkcwX01BU0sgXAo+PiArKDB4ZmZm ZmZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GMl9GSVhfQUREUl9DUEhZMF9EQkcxICAgICAg ICAgICAgICAgICAgICAgICAgICAgIDB4MUFCQwo+PiArI2RlZmluZSBTRU5JTkYyX0ZJWF9BRERS X0NQSFkwX0RCRzFfV09SRF9DT1VOVF9DUEhZMF9EQkcxX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VO SU5GMl9GSVhfQUREUl9DUEhZMF9EQkcxX1dPUkRfQ09VTlRfQ1BIWTBfREJHMV9NQVNLICgweGZm ZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GMl9GSVhfQUREUl9DUEhZMF9EQkcxX0VSUk9SX1JF Q09SRF9DUEhZMF9EQkcwX1NISUZUIDE2Cj4+ICsjZGVmaW5lIFNFTklORjJfRklYX0FERFJfQ1BI WTBfREJHMV9FUlJPUl9SRUNPUkRfQ1BIWTBfREJHMF9NQVNLICgweGZmZmYgPDwgMTYpCj4+ICsj ZGVmaW5lIFNFTklORjJfRklYX0FERFJfQ1BIWTBfREJHMiAgICAgICAgICAgICAgICAgICAgICAg ICAgICAweDFBQzAKPj4gKyNkZWZpbmUgU0VOSU5GMl9GSVhfQUREUl9DUEhZMF9EQkcyX0VSUk9S X1JFQ09SRF9DUEhZMF9EQkcxX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GMl9GSVhfQUREUl9D UEhZMF9EQkcyX0VSUk9SX1JFQ09SRF9DUEhZMF9EQkcxX01BU0sgXAo+PiArKDB4ZmZmZmZmZmYg PDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GMl9GSVhfQUREUl9DUEhZMV9EQkcwICAgICAgICAgICAg ICAgICAgICAgICAgICAgIDB4MUFDNAo+PiArI2RlZmluZSBTRU5JTkYyX0ZJWF9BRERSX0NQSFkx X0RCRzBfV09SRF9DT1VOVF9DUEhZMV9EQkcwX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GMl9G SVhfQUREUl9DUEhZMV9EQkcwX1dPUkRfQ09VTlRfQ1BIWTFfREJHMF9NQVNLIFwKPj4gKygweGZm ZmZmZmZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjJfRklYX0FERFJfQ1BIWTFfREJHMSAgICAg ICAgICAgICAgICAgICAgICAgICAgICAweDFBQzgKPj4gKyNkZWZpbmUgU0VOSU5GMl9GSVhfQURE Ul9DUEhZMV9EQkcxX1dPUkRfQ09VTlRfQ1BIWTFfREJHMV9TSElGVCAwCj4+ICsjZGVmaW5lIFNF TklORjJfRklYX0FERFJfQ1BIWTFfREJHMV9XT1JEX0NPVU5UX0NQSFkxX0RCRzFfTUFTSyAoMHhm ZmZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjJfRklYX0FERFJfQ1BIWTFfREJHMV9FUlJPUl9S RUNPUkRfQ1BIWTFfREJHMF9TSElGVCAxNgo+PiArI2RlZmluZSBTRU5JTkYyX0ZJWF9BRERSX0NQ SFkxX0RCRzFfRVJST1JfUkVDT1JEX0NQSFkxX0RCRzBfTUFTSyAoMHhmZmZmIDw8IDE2KQo+PiAr I2RlZmluZSBTRU5JTkYyX0ZJWF9BRERSX0NQSFkxX0RCRzIgICAgICAgICAgICAgICAgICAgICAg ICAgICAgMHgxQUNDCj4+ICsjZGVmaW5lIFNFTklORjJfRklYX0FERFJfQ1BIWTFfREJHMl9FUlJP Ul9SRUNPUkRfQ1BIWTFfREJHMV9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjJfRklYX0FERFJf Q1BIWTFfREJHMl9FUlJPUl9SRUNPUkRfQ1BIWTFfREJHMV9NQVNLIFwKPj4gKygweGZmZmZmZmZm IDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjJfRklYX0FERFJfQ1BIWTJfREJHMCAgICAgICAgICAg ICAgICAgICAgICAgICAgICAweDFBRDAKPj4gKyNkZWZpbmUgU0VOSU5GMl9GSVhfQUREUl9DUEhZ Ml9EQkcwX1dPUkRfQ09VTlRfQ1BIWTJfREJHMF9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjJf RklYX0FERFJfQ1BIWTJfREJHMF9XT1JEX0NPVU5UX0NQSFkyX0RCRzBfTUFTSyBcCj4+ICsoMHhm ZmZmZmZmZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkYyX0ZJWF9BRERSX0NQSFkyX0RCRzEgICAg ICAgICAgICAgICAgICAgICAgICAgICAgMHgxQUQ0Cj4+ICsjZGVmaW5lIFNFTklORjJfRklYX0FE RFJfQ1BIWTJfREJHMV9XT1JEX0NPVU5UX0NQSFkyX0RCRzFfU0hJRlQgMAo+PiArI2RlZmluZSBT RU5JTkYyX0ZJWF9BRERSX0NQSFkyX0RCRzFfV09SRF9DT1VOVF9DUEhZMl9EQkcxX01BU0sgKDB4 ZmZmZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkYyX0ZJWF9BRERSX0NQSFkyX0RCRzFfRVJST1Jf UkVDT1JEX0NQSFkyX0RCRzBfU0hJRlQgMTYKPj4gKyNkZWZpbmUgU0VOSU5GMl9GSVhfQUREUl9D UEhZMl9EQkcxX0VSUk9SX1JFQ09SRF9DUEhZMl9EQkcwX01BU0sgXAo+PiArKDB4ZmZmZiA8PCAx NikKPj4gKyNkZWZpbmUgU0VOSU5GMl9GSVhfQUREUl9DUEhZMl9EQkcyICAgICAgICAgICAgICAg ICAgICAgICAgICAgIDB4MUFEOAo+PiArI2RlZmluZSBTRU5JTkYyX0ZJWF9BRERSX0NQSFkyX0RC RzJfRVJST1JfUkVDT1JEX0NQSFkyX0RCRzFfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkYyX0ZJ WF9BRERSX0NQSFkyX0RCRzJfRVJST1JfUkVDT1JEX0NQSFkyX0RCRzFfTUFTSyBcCj4+ICsoMHhm ZmZmZmZmZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkYyX0ZJWF9BRERSX0RCRzAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgMHgxQURDCj4+ICsjZGVmaW5lIFNFTklORjJfRklYX0FE RFJfREJHMF9XT1JEX0NPVU5UX0RCRzBfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkYyX0ZJWF9B RERSX0RCRzBfV09SRF9DT1VOVF9EQkcwX01BU0sgKDB4ZmZmZmZmZmYgPDwgMCkKPj4gKyNkZWZp bmUgU0VOSU5GMl9GSVhfQUREUl9EQkcxICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg IDB4MUFFMAo+PiArI2RlZmluZSBTRU5JTkYyX0ZJWF9BRERSX0RCRzFfV09SRF9DT1VOVF9EQkcx X1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GMl9GSVhfQUREUl9EQkcxX1dPUkRfQ09VTlRfREJH MV9NQVNLICgweGZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GMl9GSVhfQUREUl9EQkcxX0VS Uk9SX1JFQ09SRF9EQkcwX1NISUZUIDE2Cj4+ICsjZGVmaW5lIFNFTklORjJfRklYX0FERFJfREJH MV9FUlJPUl9SRUNPUkRfREJHMF9NQVNLICgweGZmZmYgPDwgMTYpCj4+ICsjZGVmaW5lIFNFTklO RjJfRklYX0FERFJfREJHMiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDFBRTQK Pj4gKyNkZWZpbmUgU0VOSU5GMl9GSVhfQUREUl9EQkcyX0VSUk9SX1JFQ09SRF9EQkcxX1NISUZU IDAKPj4gKyNkZWZpbmUgU0VOSU5GMl9GSVhfQUREUl9EQkcyX0VSUk9SX1JFQ09SRF9EQkcxX01B U0sgKDB4ZmZmZmZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX01PREUgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MUFFOAo+PiArI2RlZmluZSBTRU5JTkYy X0NTSTJfTU9ERV9DU1JfQ1NJMl9NT0RFX1NISUZUICAwCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJ Ml9NT0RFX0NTUl9DU0kyX01PREVfTUFTSyAgICgweGZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklO RjJfQ1NJMl9NT0RFX0NTUl9DU0kyX0hFQURFUl9MRU5fU0hJRlQgOAo+PiArI2RlZmluZSBTRU5J TkYyX0NTSTJfTU9ERV9DU1JfQ1NJMl9IRUFERVJfTEVOX01BU0sgKDB4NyA8PCA4KQo+PiArI2Rl ZmluZSBTRU5JTkYyX0NTSTJfTU9ERV9DU1JfQ1BIWV9ESV9QT1NfU0hJRlQgMTYKPj4gKyNkZWZp bmUgU0VOSU5GMl9DU0kyX01PREVfQ1NSX0NQSFlfRElfUE9TX01BU0sgKDB4ZmYgPDwgMTYpCj4+ ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9NT0RFX0NTUl9DUEhZX1dDX1BPU19TSElGVCAyNAo+PiAr I2RlZmluZSBTRU5JTkYyX0NTSTJfTU9ERV9DU1JfQ1BIWV9XQ19QT1NfTUFTSyAoMHhmZiA8PCAy NCkKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0RJX0VYVCAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgIDB4MUFGMAo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfRElfRVhUX1ZDNF9T SElGVCAgICAgICAgICAwCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9ESV9FWFRfVkM0X01BU0sg ICAgICAgICAgICgweDMgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0RJX0VYVF9EVDRf U0hJRlQgICAgICAgICAgMgo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfRElfRVhUX0RUNF9NQVNL ICAgICAgICAgICAoMHgzZiA8PCAyKQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfRElfRVhUX1ZD NV9TSElGVCAgICAgICAgICA4Cj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9ESV9FWFRfVkM1X01B U0sgICAgICAgICAgICgweDMgPDwgOCkKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0RJX0VYVF9E VDVfU0hJRlQgICAgICAgICAgMTAKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0RJX0VYVF9EVDVf TUFTSyAgICAgICAgICAgKDB4M2YgPDwgMTApCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9ESV9D VFJMX0VYVCAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDFBRjQKPj4gKyNkZWZpbmUg U0VOSU5GMl9DU0kyX0RJX0NUUkxfRVhUX1ZDNF9JTlRFUkxFQVZJTkdfU0hJRlQgMAo+PiArI2Rl ZmluZSBTRU5JTkYyX0NTSTJfRElfQ1RSTF9FWFRfVkM0X0lOVEVSTEVBVklOR19NQVNLICgweDEg PDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0RJX0NUUkxfRVhUX0RUNF9JTlRFUkxFQVZJ TkdfU0hJRlQgMQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfRElfQ1RSTF9FWFRfRFQ0X0lOVEVS TEVBVklOR19NQVNLICgweDMgPDwgMSkKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0RJX0NUUkxf RVhUX1ZDNV9JTlRFUkxFQVZJTkdfU0hJRlQgOAo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfRElf Q1RSTF9FWFRfVkM1X0lOVEVSTEVBVklOR19NQVNLICgweDEgPDwgOCkKPj4gKyNkZWZpbmUgU0VO SU5GMl9DU0kyX0RJX0NUUkxfRVhUX0RUNV9JTlRFUkxFQVZJTkdfU0hJRlQgOQo+PiArI2RlZmlu ZSBTRU5JTkYyX0NTSTJfRElfQ1RSTF9FWFRfRFQ1X0lOVEVSTEVBVklOR19NQVNLICgweDMgPDwg OSkKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0NQSFlfTE9PUEJBQ0sgICAgICAgICAgICAgICAg ICAgICAgICAgICAgIDB4MUFGOAo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfQ1BIWV9MT09QQkFD S19UUklHR0VSX1NZTkNfSU5JVF9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9DUEhZ X0xPT1BCQUNLX1RSSUdHRVJfU1lOQ19JTklUX01BU0sgKDB4MSA8PCAwKQo+PiArI2RlZmluZSBT RU5JTkYyX0NTSTJfQ1BIWV9MT09QQkFDS19SRUxFQVNFX1NZTkNfSU5JVF9TSElGVCAxCj4+ICsj ZGVmaW5lIFNFTklORjJfQ1NJMl9DUEhZX0xPT1BCQUNLX1JFTEVBU0VfU1lOQ19JTklUX01BU0sg KDB4MSA8PCAxKQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfUFJPR1NFUV8wICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgMHgxQjAwCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9QUk9H U0VRXzBfUFJPR1NFUV9TMF9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9QUk9HU0VR XzBfUFJPR1NFUV9TMF9NQVNLICgweDcgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX1BS T0dTRVFfMF9QUk9HU0VRX1MxX1NISUZUIDQKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX1BST0dT RVFfMF9QUk9HU0VRX1MxX01BU0sgKDB4NyA8PCA0KQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJf UFJPR1NFUV8wX1BST0dTRVFfUzJfU0hJRlQgOAo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfUFJP R1NFUV8wX1BST0dTRVFfUzJfTUFTSyAoMHg3IDw8IDgpCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJ Ml9QUk9HU0VRXzBfUFJPR1NFUV9TM19TSElGVCAxMgo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJf UFJPR1NFUV8wX1BST0dTRVFfUzNfTUFTSyAoMHg3IDw8IDEyKQo+PiArI2RlZmluZSBTRU5JTkYy X0NTSTJfUFJPR1NFUV8wX1BST0dTRVFfUzRfU0hJRlQgMTYKPj4gKyNkZWZpbmUgU0VOSU5GMl9D U0kyX1BST0dTRVFfMF9QUk9HU0VRX1M0X01BU0sgKDB4NyA8PCAxNikKPj4gKyNkZWZpbmUgU0VO SU5GMl9DU0kyX1BST0dTRVFfMF9QUk9HU0VRX1M1X1NISUZUIDIwCj4+ICsjZGVmaW5lIFNFTklO RjJfQ1NJMl9QUk9HU0VRXzBfUFJPR1NFUV9TNV9NQVNLICgweDcgPDwgMjApCj4+ICsjZGVmaW5l IFNFTklORjJfQ1NJMl9QUk9HU0VRXzBfUFJPR1NFUV9TNl9TSElGVCAyNAo+PiArI2RlZmluZSBT RU5JTkYyX0NTSTJfUFJPR1NFUV8wX1BST0dTRVFfUzZfTUFTSyAoMHg3IDw8IDI0KQo+PiArI2Rl ZmluZSBTRU5JTkYyX0NTSTJfUFJPR1NFUV8wX1BST0dTRVFfUzdfU0hJRlQgMjgKPj4gKyNkZWZp bmUgU0VOSU5GMl9DU0kyX1BST0dTRVFfMF9QUk9HU0VRX1M3X01BU0sgKDB4NyA8PCAyOCkKPj4g KyNkZWZpbmUgU0VOSU5GMl9DU0kyX1BST0dTRVFfMSAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgIDB4MUIwNAo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfUFJPR1NFUV8xX1BST0dTRVFf UzhfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfUFJPR1NFUV8xX1BST0dTRVFfUzhf TUFTSyAoMHg3IDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9QUk9HU0VRXzFfUFJPR1NF UV9TOV9TSElGVCA0Cj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9QUk9HU0VRXzFfUFJPR1NFUV9T OV9NQVNLICgweDcgPDwgNCkKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX1BST0dTRVFfMV9QUk9H U0VRX1MxMF9TSElGVCA4Cj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9QUk9HU0VRXzFfUFJPR1NF UV9TMTBfTUFTSyAoMHg3IDw8IDgpCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9QUk9HU0VRXzFf UFJPR1NFUV9TMTFfU0hJRlQgMTIKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX1BST0dTRVFfMV9Q Uk9HU0VRX1MxMV9NQVNLICgweDcgPDwgMTIpCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9QUk9H U0VRXzFfUFJPR1NFUV9TMTJfU0hJRlQgMTYKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX1BST0dT RVFfMV9QUk9HU0VRX1MxMl9NQVNLICgweDcgPDwgMTYpCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJ Ml9QUk9HU0VRXzFfUFJPR1NFUV9TMTNfU0hJRlQgMjAKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0ky X1BST0dTRVFfMV9QUk9HU0VRX1MxM19NQVNLICgweDcgPDwgMjApCj4+ICsjZGVmaW5lIFNFTklO RjJfQ1NJMl9JTlRfRU5fRVhUICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDFCMTAK Pj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0lOVF9FTl9FWFRfRFBIWTBfUkVTWU5DX0ZJRk9fT1ZF UkZMT1dfU0hJRlQgMQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfSU5UX0VOX0VYVF9EUEhZMF9S RVNZTkNfRklGT19PVkVSRkxPV19NQVNLICgweDEgPDwgMSkKPj4gKyNkZWZpbmUgU0VOSU5GMl9D U0kyX0lOVF9FTl9FWFRfRFBIWTFfUkVTWU5DX0ZJRk9fT1ZFUkZMT1dfU0hJRlQgMgo+PiArI2Rl ZmluZSBTRU5JTkYyX0NTSTJfSU5UX0VOX0VYVF9EUEhZMV9SRVNZTkNfRklGT19PVkVSRkxPV19N QVNLICgweDEgPDwgMikKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0lOVF9FTl9FWFRfRFBIWTJf UkVTWU5DX0ZJRk9fT1ZFUkZMT1dfU0hJRlQgMwo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfSU5U X0VOX0VYVF9EUEhZMl9SRVNZTkNfRklGT19PVkVSRkxPV19NQVNLICgweDEgPDwgMykKPj4gKyNk ZWZpbmUgU0VOSU5GMl9DU0kyX0lOVF9FTl9FWFRfRFBIWTNfUkVTWU5DX0ZJRk9fT1ZFUkZMT1df U0hJRlQgNAo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfSU5UX0VOX0VYVF9EUEhZM19SRVNZTkNf RklGT19PVkVSRkxPV19NQVNLICgweDEgPDwgNCkKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0lO VF9FTl9FWFRfRVJSX1NPVF9TWU5DX0hTX1RSSU8wX1NISUZUIDgKPj4gKyNkZWZpbmUgU0VOSU5G Ml9DU0kyX0lOVF9FTl9FWFRfRVJSX1NPVF9TWU5DX0hTX1RSSU8wX01BU0sgKDB4MSA8PCA4KQo+ PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfSU5UX0VOX0VYVF9FUlJfU09UX1NZTkNfSFNfVFJJTzFf U0hJRlQgOQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfSU5UX0VOX0VYVF9FUlJfU09UX1NZTkNf SFNfVFJJTzFfTUFTSyAoMHgxIDw8IDkpCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9JTlRfRU5f RVhUX0VSUl9TT1RfU1lOQ19IU19UUklPMl9TSElGVCAxMAo+PiArI2RlZmluZSBTRU5JTkYyX0NT STJfSU5UX0VOX0VYVF9FUlJfU09UX1NZTkNfSFNfVFJJTzJfTUFTSyAoMHgxIDw8IDEwKQo+PiAr I2RlZmluZSBTRU5JTkYyX0NTSTJfSU5UX0VOX0VYVF9FUlJfU09UX1NZTkNfSFNfVFJJTzNfU0hJ RlQgMTEKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0lOVF9FTl9FWFRfRVJSX1NPVF9TWU5DX0hT X1RSSU8zX01BU0sgKDB4MSA8PCAxMSkKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0lOVF9FTl9F WFRfSU5UX1dDTFJfRU5fU0hJRlQgMzEKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0lOVF9FTl9F WFRfSU5UX1dDTFJfRU5fTUFTSyAoMHgxIDw8IDMxKQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJf SU5UX1NUQVRVU19FWFQgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgxQjE0Cj4+ICsjZGVm aW5lIFNFTklORjJfQ1NJMl9JTlRfU1RBVFVTX0VYVF9EUEhZMF9SRVNZTkNfRklGT19PVkVSRkxP V19TVEFfU0hJRlQgMQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfSU5UX1NUQVRVU19FWFRfRFBI WTBfUkVTWU5DX0ZJRk9fT1ZFUkZMT1dfU1RBX01BU0sgXAo+PiArKDB4MSA8PCAxKQo+PiArI2Rl ZmluZSBTRU5JTkYyX0NTSTJfSU5UX1NUQVRVU19FWFRfRFBIWTFfUkVTWU5DX0ZJRk9fT1ZFUkZM T1dfU1RBX1NISUZUIDIKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0lOVF9TVEFUVVNfRVhUX0RQ SFkxX1JFU1lOQ19GSUZPX09WRVJGTE9XX1NUQV9NQVNLIFwKPj4gKygweDEgPDwgMikKPj4gKyNk ZWZpbmUgU0VOSU5GMl9DU0kyX0lOVF9TVEFUVVNfRVhUX0RQSFkyX1JFU1lOQ19GSUZPX09WRVJG TE9XX1NUQV9TSElGVCAzCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9JTlRfU1RBVFVTX0VYVF9E UEhZMl9SRVNZTkNfRklGT19PVkVSRkxPV19TVEFfTUFTSyBcCj4+ICsoMHgxIDw8IDMpCj4+ICsj ZGVmaW5lIFNFTklORjJfQ1NJMl9JTlRfU1RBVFVTX0VYVF9EUEhZM19SRVNZTkNfRklGT19PVkVS RkxPV19TVEFfU0hJRlQgNAo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfSU5UX1NUQVRVU19FWFRf RFBIWTNfUkVTWU5DX0ZJRk9fT1ZFUkZMT1dfU1RBX01BU0sgXAo+PiArKDB4MSA8PCA0KQo+PiAr I2RlZmluZSBTRU5JTkYyX0NTSTJfSU5UX1NUQVRVU19FWFRfRVJSX1NPVF9TWU5DX0hTX1RSSU8w X1NISUZUIDgKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0lOVF9TVEFUVVNfRVhUX0VSUl9TT1Rf U1lOQ19IU19UUklPMF9NQVNLICgweDEgPDwgOCkKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0lO VF9TVEFUVVNfRVhUX0VSUl9TT1RfU1lOQ19IU19UUklPMV9TSElGVCA5Cj4+ICsjZGVmaW5lIFNF TklORjJfQ1NJMl9JTlRfU1RBVFVTX0VYVF9FUlJfU09UX1NZTkNfSFNfVFJJTzFfTUFTSyAoMHgx IDw8IDkpCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9JTlRfU1RBVFVTX0VYVF9FUlJfU09UX1NZ TkNfSFNfVFJJTzJfU0hJRlQgMTAKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0lOVF9TVEFUVVNf RVhUX0VSUl9TT1RfU1lOQ19IU19UUklPMl9NQVNLICgweDEgPDwgMTApCj4+ICsjZGVmaW5lIFNF TklORjJfQ1NJMl9JTlRfU1RBVFVTX0VYVF9FUlJfU09UX1NZTkNfSFNfVFJJTzNfU0hJRlQgMTEK Pj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0lOVF9TVEFUVVNfRVhUX0VSUl9TT1RfU1lOQ19IU19U UklPM19NQVNLICgweDEgPDwgMTEpCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9DUEhZX0ZJWF9Q T0lOVF9SU1QgICAgICAgICAgICAgICAgICAgICAgICAweDFCMTgKPj4gKyNkZWZpbmUgU0VOSU5G Ml9DU0kyX0NQSFlfRklYX1BPSU5UX1JTVF9DUEhZX0ZJWF9QT0lOVF9SU1RfU0hJRlQgMAo+PiAr I2RlZmluZSBTRU5JTkYyX0NTSTJfQ1BIWV9GSVhfUE9JTlRfUlNUX0NQSFlfRklYX1BPSU5UX1JT VF9NQVNLICgweDEgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0NQSFlfRklYX1BPSU5U X1JTVF9DUEhZX0ZJWF9QT0lOVF9SU1RfTU9ERV9TSElGVCAxCj4+ICsjZGVmaW5lIFNFTklORjJf Q1NJMl9DUEhZX0ZJWF9QT0lOVF9SU1RfQ1BIWV9GSVhfUE9JTlRfUlNUX01PREVfTUFTSyAoMHgx IDw8IDEpCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9STFIzX0NPTjAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAweDFCMUMKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX1JMUjNfQ09O MF9STFIzX1BSQlNfUEFUVEVSTl9TRUxfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJf UkxSM19DT04wX1JMUjNfUFJCU19QQVRURVJOX1NFTF9NQVNLICgweGZmIDw8IDApCj4+ICsjZGVm aW5lIFNFTklORjJfQ1NJMl9STFIzX0NPTjBfUkxSM19QUkJTX1NFRURfMF9TSElGVCA4Cj4+ICsj ZGVmaW5lIFNFTklORjJfQ1NJMl9STFIzX0NPTjBfUkxSM19QUkJTX1NFRURfMF9NQVNLICgweGZm IDw8IDgpCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9STFIzX0NPTjBfUkxSM19QUkJTX1NFRURf MV9TSElGVCAxNgo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfUkxSM19DT04wX1JMUjNfUFJCU19T RUVEXzFfTUFTSyAoMHhmZiA8PCAxNikKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX1JMUjNfQ09O MF9STFIzX1BSQlNfU0VFRF8yX1NISUZUIDI0Cj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9STFIz X0NPTjBfUkxSM19QUkJTX1NFRURfMl9NQVNLICgweGZmIDw8IDI0KQo+PiArI2RlZmluZSBTRU5J TkYyX0NTSTJfRFBIWV9TWU5DICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgxQjIw Cj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9EUEhZX1NZTkNfU1lOQ19TRVFfTUFTS18wX1NISUZU IDAKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0RQSFlfU1lOQ19TWU5DX1NFUV9NQVNLXzBfTUFT SyAoMHhmZmZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9EUEhZX1NZTkNfU1lOQ19T RVFfUEFUXzBfU0hJRlQgMTYKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0RQSFlfU1lOQ19TWU5D X1NFUV9QQVRfMF9NQVNLICgweGZmZmYgPDwgMTYpCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9E RVNLRVdfU1lOQyAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDFCMjQKPj4gKyNkZWZp bmUgU0VOSU5GMl9DU0kyX0RFU0tFV19TWU5DX1NZTkNfU0VRX01BU0tfMV9TSElGVCAwCj4+ICsj ZGVmaW5lIFNFTklORjJfQ1NJMl9ERVNLRVdfU1lOQ19TWU5DX1NFUV9NQVNLXzFfTUFTSyAoMHhm ZmZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9ERVNLRVdfU1lOQ19TWU5DX1NFUV9Q QVRfMV9TSElGVCAxNgo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfREVTS0VXX1NZTkNfU1lOQ19T RVFfUEFUXzFfTUFTSyAoMHhmZmZmIDw8IDE2KQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfREVU RUNUX0RCRzIgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgxQjI4Cj4+ICsjZGVmaW5l IFNFTklORjJfQ1NJMl9ERVRFQ1RfREJHMl9ERVRFQ1RfU1lOQ19MQU5FM19TVF9TSElGVCAwCj4+ ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9ERVRFQ1RfREJHMl9ERVRFQ1RfU1lOQ19MQU5FM19TVF9N QVNLICgweDEgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0RFVEVDVF9EQkcyX0RFVEVD VF9FU0NBUEVfTEFORTNfU1RfU0hJRlQgMQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfREVURUNU X0RCRzJfREVURUNUX0VTQ0FQRV9MQU5FM19TVF9NQVNLICgweDEgPDwgMSkKPj4gKyNkZWZpbmUg U0VOSU5GMl9DU0kyX0RFVEVDVF9EQkcyX0RFVEVDVF9QT1NUX0xBTkUzX1NUX1NISUZUIDIKPj4g KyNkZWZpbmUgU0VOSU5GMl9DU0kyX0RFVEVDVF9EQkcyX0RFVEVDVF9QT1NUX0xBTkUzX1NUX01B U0sgKDB4MSA8PCAyKQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfREVURUNUX0RCRzJfUE9TSVRJ T05fU1lOQ19MQU5FM19TVF9TSElGVCAzCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9ERVRFQ1Rf REJHMl9QT1NJVElPTl9TWU5DX0xBTkUzX1NUX01BU0sgKDB4ZiA8PCAzKQo+PiArI2RlZmluZSBT RU5JTkYyX0NTSTJfREVURUNUX0RCRzJfUE9TSVRJT05fRVNDQVBFX0xBTkUzX1NUX1NISUZUIDcK Pj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0RFVEVDVF9EQkcyX1BPU0lUSU9OX0VTQ0FQRV9MQU5F M19TVF9NQVNLICgweGYgPDwgNykKPj4gKyNkZWZpbmUgU0VOSU5GMl9GSVhfQUREUl9DUEhZM19E QkcwICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MUIzMAo+PiArI2RlZmluZSBTRU5JTkYy X0ZJWF9BRERSX0NQSFkzX0RCRzBfV09SRF9DT1VOVF9DUEhZM19EQkcwX1NISUZUIDAKPj4gKyNk ZWZpbmUgU0VOSU5GMl9GSVhfQUREUl9DUEhZM19EQkcwX1dPUkRfQ09VTlRfQ1BIWTNfREJHMF9N QVNLIFwKPj4gKygweGZmZmZmZmZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjJfRklYX0FERFJf Q1BIWTNfREJHMSAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDFCMzQKPj4gKyNkZWZpbmUg U0VOSU5GMl9GSVhfQUREUl9DUEhZM19EQkcxX1dPUkRfQ09VTlRfQ1BIWTNfREJHMV9TSElGVCAw Cj4+ICsjZGVmaW5lIFNFTklORjJfRklYX0FERFJfQ1BIWTNfREJHMV9XT1JEX0NPVU5UX0NQSFkz X0RCRzFfTUFTSyBcCj4+ICsoMHhmZmZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjJfRklYX0FE RFJfQ1BIWTNfREJHMV9FUlJPUl9SRUNPUkRfQ1BIWTNfREJHMF9TSElGVCAxNgo+PiArI2RlZmlu ZSBTRU5JTkYyX0ZJWF9BRERSX0NQSFkzX0RCRzFfRVJST1JfUkVDT1JEX0NQSFkzX0RCRzBfTUFT SyBcCj4+ICsoMHhmZmZmIDw8IDE2KQo+PiArI2RlZmluZSBTRU5JTkYyX0ZJWF9BRERSX0NQSFkz X0RCRzIgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgxQjM4Cj4+ICsjZGVmaW5lIFNFTklO RjJfRklYX0FERFJfQ1BIWTNfREJHMl9FUlJPUl9SRUNPUkRfQ1BIWTNfREJHMV9TSElGVCAwCj4+ ICsjZGVmaW5lIFNFTklORjJfRklYX0FERFJfQ1BIWTNfREJHMl9FUlJPUl9SRUNPUkRfQ1BIWTNf REJHMV9NQVNLIFwKPj4gKygweGZmZmZmZmZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJ Ml9ESV9FWFRfMiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDFCM0MKPj4gKyNk ZWZpbmUgU0VOSU5GMl9DU0kyX0RJX0VYVF8yX1ZDNl9TSElGVCAgICAgICAgMAo+PiArI2RlZmlu ZSBTRU5JTkYyX0NTSTJfRElfRVhUXzJfVkM2X01BU0sgICAgICAgICAoMHgzIDw8IDApCj4+ICsj ZGVmaW5lIFNFTklORjJfQ1NJMl9ESV9FWFRfMl9EVDZfU0hJRlQgICAgICAgIDIKPj4gKyNkZWZp bmUgU0VOSU5GMl9DU0kyX0RJX0VYVF8yX0RUNl9NQVNLICAgICAgICAgKDB4M2YgPDwgMikKPj4g KyNkZWZpbmUgU0VOSU5GMl9DU0kyX0RJX0VYVF8yX1ZDN19TSElGVCAgICAgICAgOAo+PiArI2Rl ZmluZSBTRU5JTkYyX0NTSTJfRElfRVhUXzJfVkM3X01BU0sgICAgICAgICAoMHgzIDw8IDgpCj4+ ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9ESV9FWFRfMl9EVDdfU0hJRlQgICAgICAgIDEwCj4+ICsj ZGVmaW5lIFNFTklORjJfQ1NJMl9ESV9FWFRfMl9EVDdfTUFTSyAgICAgICAgICgweDNmIDw8IDEw KQo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfRElfQ1RSTF9FWFRfMiAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgMHgxQjQwCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9ESV9DVFJMX0VYVF8y X1ZDNl9JTlRFUkxFQVZJTkdfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkYyX0NTSTJfRElfQ1RS TF9FWFRfMl9WQzZfSU5URVJMRUFWSU5HX01BU0sgKDB4MSA8PCAwKQo+PiArI2RlZmluZSBTRU5J TkYyX0NTSTJfRElfQ1RSTF9FWFRfMl9EVDZfSU5URVJMRUFWSU5HX1NISUZUIDEKPj4gKyNkZWZp bmUgU0VOSU5GMl9DU0kyX0RJX0NUUkxfRVhUXzJfRFQ2X0lOVEVSTEVBVklOR19NQVNLICgweDMg PDwgMSkKPj4gKyNkZWZpbmUgU0VOSU5GMl9DU0kyX0RJX0NUUkxfRVhUXzJfVkM3X0lOVEVSTEVB VklOR19TSElGVCA4Cj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9ESV9DVFJMX0VYVF8yX1ZDN19J TlRFUkxFQVZJTkdfTUFTSyAoMHgxIDw8IDgpCj4+ICsjZGVmaW5lIFNFTklORjJfQ1NJMl9ESV9D VFJMX0VYVF8yX0RUN19JTlRFUkxFQVZJTkdfU0hJRlQgOQo+PiArI2RlZmluZSBTRU5JTkYyX0NT STJfRElfQ1RSTF9FWFRfMl9EVDdfSU5URVJMRUFWSU5HX01BU0sgKDB4MyA8PCA5KQo+PiArI2Rl ZmluZSBTRU5JTkYyX1dJUkVfU1RBVEVfREVDT0RFX0NQSFkzX0RCRzAgICAgICAgICAgICAgICAg ICAgMHgxQjQ0Cj4+ICsjZGVmaW5lIFNFTklORjJfV0lSRV9TVEFURV9ERUNPREVfQ1BIWTNfREJH MF9TWU1CT0xfU1RSRUFNMF9DUEhZM19TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjJfV0lSRV9T VEFURV9ERUNPREVfQ1BIWTNfREJHMF9TWU1CT0xfU1RSRUFNMF9DUEhZM19NQVNLIFwKPj4gKygw eGZmZmZmZmZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjJfV0lSRV9TVEFURV9ERUNPREVfQ1BI WTNfREJHMSAgICAgICAgICAgICAgICAgICAweDFCNDgKPj4gKyNkZWZpbmUgU0VOSU5GMl9XSVJF X1NUQVRFX0RFQ09ERV9DUEhZM19EQkcxX1NZTUJPTF9TVFJFQU0xX0NQSFkzX1NISUZUIDAKPj4g KyNkZWZpbmUgU0VOSU5GMl9XSVJFX1NUQVRFX0RFQ09ERV9DUEhZM19EQkcxX1NZTUJPTF9TVFJF QU0xX0NQSFkzX01BU0sgXAo+PiArKDB4M2ZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjJfV0lS RV9TVEFURV9ERUNPREVfQ1BIWTNfREJHMV9TWU1CT0xfU1RSRUFNX1ZBTElEX0NQSFkzX1NISUZU IDEwCj4+ICsjZGVmaW5lIFNFTklORjJfV0lSRV9TVEFURV9ERUNPREVfQ1BIWTNfREJHMV9TWU1C T0xfU1RSRUFNX1ZBTElEX0NQSFkzX01BU0sgXAo+PiArKDB4MSA8PCAxMCkKPj4gKyNkZWZpbmUg U0VOSU5GMl9NVVhfQ1RSTCAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4 MUQwMAo+PiArI2RlZmluZSBTRU5JTkYyX01VWF9DVFJMX1NFTklORl9NVVhfU1dfUlNUX1NISUZU IDAKPj4gKyNkZWZpbmUgU0VOSU5GMl9NVVhfQ1RSTF9TRU5JTkZfTVVYX1NXX1JTVF9NQVNLICgw eDEgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GMl9NVVhfQ1RSTF9TRU5JTkZfSVJRX1NXX1JTVF9T SElGVCAxCj4+ICsjZGVmaW5lIFNFTklORjJfTVVYX0NUUkxfU0VOSU5GX0lSUV9TV19SU1RfTUFT SyAoMHgxIDw8IDEpCj4+ICsjZGVmaW5lIFNFTklORjJfTVVYX0NUUkxfU0VOSU5GX01VWF9SRFlf TU9ERV9TSElGVCA0Cj4+ICsjZGVmaW5lIFNFTklORjJfTVVYX0NUUkxfU0VOSU5GX01VWF9SRFlf TU9ERV9NQVNLICgweDEgPDwgNCkKPj4gKyNkZWZpbmUgU0VOSU5GMl9NVVhfQ1RSTF9TRU5JTkZf TVVYX1JEWV9WQUxVRV9TSElGVCA1Cj4+ICsjZGVmaW5lIFNFTklORjJfTVVYX0NUUkxfU0VOSU5G X01VWF9SRFlfVkFMVUVfTUFTSyAoMHgxIDw8IDUpCj4+ICsjZGVmaW5lIFNFTklORjJfTVVYX0NU UkxfU0VOSU5GX0hTWU5DX01BU0tfU0hJRlQgNwo+PiArI2RlZmluZSBTRU5JTkYyX01VWF9DVFJM X1NFTklORl9IU1lOQ19NQVNLX01BU0sgKDB4MSA8PCA3KQo+PiArI2RlZmluZSBTRU5JTkYyX01V WF9DVFJMX1NFTklORl9QSVhfU0VMX1NISUZUICA4Cj4+ICsjZGVmaW5lIFNFTklORjJfTVVYX0NU UkxfU0VOSU5GX1BJWF9TRUxfTUFTSyAgICgweDEgPDwgOCkKPj4gKyNkZWZpbmUgU0VOSU5GMl9N VVhfQ1RSTF9TRU5JTkZfVlNZTkNfUE9MX1NISUZUIDkKPj4gKyNkZWZpbmUgU0VOSU5GMl9NVVhf Q1RSTF9TRU5JTkZfVlNZTkNfUE9MX01BU0sgKDB4MSA8PCA5KQo+PiArI2RlZmluZSBTRU5JTkYy X01VWF9DVFJMX1NFTklORl9IU1lOQ19QT0xfU0hJRlQgMTAKPj4gKyNkZWZpbmUgU0VOSU5GMl9N VVhfQ1RSTF9TRU5JTkZfSFNZTkNfUE9MX01BU0sgKDB4MSA8PCAxMCkKPj4gKyNkZWZpbmUgU0VO SU5GMl9NVVhfQ1RSTF9PVkVSUlVOX1JTVF9FTl9TSElGVCAgMTEKPj4gKyNkZWZpbmUgU0VOSU5G Ml9NVVhfQ1RSTF9PVkVSUlVOX1JTVF9FTl9NQVNLICAgKDB4MSA8PCAxMSkKPj4gKyNkZWZpbmUg U0VOSU5GMl9NVVhfQ1RSTF9TRU5JTkZfU1JDX1NFTF9TSElGVCAgMTIKPj4gKyNkZWZpbmUgU0VO SU5GMl9NVVhfQ1RSTF9TRU5JTkZfU1JDX1NFTF9NQVNLICAgKDB4ZiA8PCAxMikKPj4gKyNkZWZp bmUgU0VOSU5GMl9NVVhfQ1RSTF9GSUZPX1BVU0hfRU5fU0hJRlQgICAgMTYKPj4gKyNkZWZpbmUg U0VOSU5GMl9NVVhfQ1RSTF9GSUZPX1BVU0hfRU5fTUFTSyAgICAgKDB4M2YgPDwgMTYpCj4+ICsj ZGVmaW5lIFNFTklORjJfTVVYX0NUUkxfRklGT19GTFVTSF9FTl9TSElGVCAgIDIyCj4+ICsjZGVm aW5lIFNFTklORjJfTVVYX0NUUkxfRklGT19GTFVTSF9FTl9NQVNLICAgICgweDNmIDw8IDIyKQo+ PiArI2RlZmluZSBTRU5JTkYyX01VWF9DVFJMX0ZJRk9fRlVMTF9XUl9FTl9TSElGVCAyOAo+PiAr I2RlZmluZSBTRU5JTkYyX01VWF9DVFJMX0ZJRk9fRlVMTF9XUl9FTl9NQVNLICAoMHgzIDw8IDI4 KQo+PiArI2RlZmluZSBTRU5JTkYyX01VWF9DVFJMX0NST1BfRU5fU0hJRlQgICAgICAgICAzMAo+ PiArI2RlZmluZSBTRU5JTkYyX01VWF9DVFJMX0NST1BfRU5fTUFTSyAgICAgICAgICAoMHgxIDw8 IDMwKQo+PiArI2RlZmluZSBTRU5JTkYyX01VWF9DVFJMX1NFTklORl9NVVhfRU5fU0hJRlQgICAz MQo+PiArI2RlZmluZSBTRU5JTkYyX01VWF9DVFJMX1NFTklORl9NVVhfRU5fTUFTSyAgICAoMHgx IDw8IDMxKQo+PiArI2RlZmluZSBTRU5JTkYyX01VWF9JTlRFTiAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgMHgxRDA0Cj4+ICsjZGVmaW5lIFNFTklORjJfTVVYX0lOVEVOX1NF TklORl9PVkVSUlVOX0lSUV9FTl9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjJfTVVYX0lOVEVO X1NFTklORl9PVkVSUlVOX0lSUV9FTl9NQVNLICgweDEgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5G Ml9NVVhfSU5URU5fU0VOSU5GX0NSQ0VSUl9JUlFfRU5fU0hJRlQgMQo+PiArI2RlZmluZSBTRU5J TkYyX01VWF9JTlRFTl9TRU5JTkZfQ1JDRVJSX0lSUV9FTl9NQVNLICgweDEgPDwgMSkKPj4gKyNk ZWZpbmUgU0VOSU5GMl9NVVhfSU5URU5fU0VOSU5GX0ZTTUVSUl9JUlFfRU5fU0hJRlQgMgo+PiAr I2RlZmluZSBTRU5JTkYyX01VWF9JTlRFTl9TRU5JTkZfRlNNRVJSX0lSUV9FTl9NQVNLICgweDEg PDwgMikKPj4gKyNkZWZpbmUgU0VOSU5GMl9NVVhfSU5URU5fU0VOSU5GX1ZTSVpFRVJSX0lSUV9F Tl9TSElGVCAzCj4+ICsjZGVmaW5lIFNFTklORjJfTVVYX0lOVEVOX1NFTklORl9WU0laRUVSUl9J UlFfRU5fTUFTSyAoMHgxIDw8IDMpCj4+ICsjZGVmaW5lIFNFTklORjJfTVVYX0lOVEVOX1NFTklO Rl9IU0laRUVSUl9JUlFfRU5fU0hJRlQgNAo+PiArI2RlZmluZSBTRU5JTkYyX01VWF9JTlRFTl9T RU5JTkZfSFNJWkVFUlJfSVJRX0VOX01BU0sgKDB4MSA8PCA0KQo+PiArI2RlZmluZSBTRU5JTkYy X01VWF9JTlRFTl9TRU5JTkZfU0VOU09SX1ZTSVpFRVJSX0lSUV9FTl9TSElGVCA1Cj4+ICsjZGVm aW5lIFNFTklORjJfTVVYX0lOVEVOX1NFTklORl9TRU5TT1JfVlNJWkVFUlJfSVJRX0VOX01BU0sg KDB4MSA8PCA1KQo+PiArI2RlZmluZSBTRU5JTkYyX01VWF9JTlRFTl9TRU5JTkZfU0VOU09SX0hT SVpFRVJSX0lSUV9FTl9TSElGVCA2Cj4+ICsjZGVmaW5lIFNFTklORjJfTVVYX0lOVEVOX1NFTklO Rl9TRU5TT1JfSFNJWkVFUlJfSVJRX0VOX01BU0sgKDB4MSA8PCA2KQo+PiArI2RlZmluZSBTRU5J TkYyX01VWF9JTlRFTl9TRU5JTkZfSVJRX0NMUl9TRUxfU0hJRlQgMzEKPj4gKyNkZWZpbmUgU0VO SU5GMl9NVVhfSU5URU5fU0VOSU5GX0lSUV9DTFJfU0VMX01BU0sgKDB4MSA8PCAzMSkKPj4gKyNk ZWZpbmUgU0VOSU5GMl9NVVhfSU5UU1RBICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgIDB4MUQwOAo+PiArI2RlZmluZSBTRU5JTkYyX01VWF9JTlRTVEFfU0VOSU5GX09WRVJSVU5f SVJRX1NUQV9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjJfTVVYX0lOVFNUQV9TRU5JTkZfT1ZF UlJVTl9JUlFfU1RBX01BU0sgKDB4MSA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkYyX01VWF9JTlRT VEFfU0VOSU5GX0NSQ0VSUl9JUlFfU1RBX1NISUZUIDEKPj4gKyNkZWZpbmUgU0VOSU5GMl9NVVhf SU5UU1RBX1NFTklORl9DUkNFUlJfSVJRX1NUQV9NQVNLICgweDEgPDwgMSkKPj4gKyNkZWZpbmUg U0VOSU5GMl9NVVhfSU5UU1RBX1NFTklORl9GU01FUlJfSVJRX1NUQV9TSElGVCAyCj4+ICsjZGVm aW5lIFNFTklORjJfTVVYX0lOVFNUQV9TRU5JTkZfRlNNRVJSX0lSUV9TVEFfTUFTSyAoMHgxIDw8 IDIpCj4+ICsjZGVmaW5lIFNFTklORjJfTVVYX0lOVFNUQV9TRU5JTkZfVlNJWkVFUlJfSVJRX1NU QV9TSElGVCAzCj4+ICsjZGVmaW5lIFNFTklORjJfTVVYX0lOVFNUQV9TRU5JTkZfVlNJWkVFUlJf SVJRX1NUQV9NQVNLICgweDEgPDwgMykKPj4gKyNkZWZpbmUgU0VOSU5GMl9NVVhfSU5UU1RBX1NF TklORl9IU0laRUVSUl9JUlFfU1RBX1NISUZUIDQKPj4gKyNkZWZpbmUgU0VOSU5GMl9NVVhfSU5U U1RBX1NFTklORl9IU0laRUVSUl9JUlFfU1RBX01BU0sgKDB4MSA8PCA0KQo+PiArI2RlZmluZSBT RU5JTkYyX01VWF9JTlRTVEFfU0VOSU5GX1NFTlNPUl9WU0laRUVSUl9JUlFfU1RBX1NISUZUIDUK Pj4gKyNkZWZpbmUgU0VOSU5GMl9NVVhfSU5UU1RBX1NFTklORl9TRU5TT1JfVlNJWkVFUlJfSVJR X1NUQV9NQVNLICgweDEgPDwgNSkKPj4gKyNkZWZpbmUgU0VOSU5GMl9NVVhfSU5UU1RBX1NFTklO Rl9TRU5TT1JfSFNJWkVFUlJfSVJRX1NUQV9TSElGVCA2Cj4+ICsjZGVmaW5lIFNFTklORjJfTVVY X0lOVFNUQV9TRU5JTkZfU0VOU09SX0hTSVpFRVJSX0lSUV9TVEFfTUFTSyAoMHgxIDw8IDYpCj4+ ICsjZGVmaW5lIFNFTklORjJfTVVYX1NJWkUgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAweDFEMEMKPj4gKyNkZWZpbmUgU0VOSU5GMl9NVVhfU0laRV9TRU5JTkZfVlNJWkVf U0hJRlQgICAgMAo+PiArI2RlZmluZSBTRU5JTkYyX01VWF9TSVpFX1NFTklORl9WU0laRV9NQVNL ICAgICAoMHhmZmZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjJfTVVYX1NJWkVfU0VOSU5GX0hT SVpFX1NISUZUICAgIDE2Cj4+ICsjZGVmaW5lIFNFTklORjJfTVVYX1NJWkVfU0VOSU5GX0hTSVpF X01BU0sgICAgICgweGZmZmYgPDwgMTYpCj4+ICsjZGVmaW5lIFNFTklORjJfTVVYX0RFQlVHXzEg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDFEMTAKPj4gKyNkZWZpbmUgU0VO SU5GMl9NVVhfREVCVUdfMV9ERUJVR19JTkZPX1NISUZUICAgMAo+PiArI2RlZmluZSBTRU5JTkYy X01VWF9ERUJVR18xX0RFQlVHX0lORk9fTUFTSyAgICAoMHhmZmZmZmZmZiA8PCAwKQo+PiArI2Rl ZmluZSBTRU5JTkYyX01VWF9ERUJVR18yICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgMHgxRDE0Cj4+ICsjZGVmaW5lIFNFTklORjJfTVVYX0RFQlVHXzJfREVCVUdfSU5GT19TSElG VCAgIDAKPj4gKyNkZWZpbmUgU0VOSU5GMl9NVVhfREVCVUdfMl9ERUJVR19JTkZPX01BU0sgICAg KDB4ZmZmZmZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GMl9NVVhfREVCVUdfMyAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MUQxOAo+PiArI2RlZmluZSBTRU5JTkYyX01V WF9ERUJVR18zX0RFQlVHX0lORk9fU0hJRlQgICAwCj4+ICsjZGVmaW5lIFNFTklORjJfTVVYX0RF QlVHXzNfREVCVUdfSU5GT19NQVNLICAgICgweGZmZmZmZmZmIDw8IDApCj4+ICsjZGVmaW5lIFNF TklORjJfTVVYX0RFQlVHXzQgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDFE MUMKPj4gKyNkZWZpbmUgU0VOSU5GMl9NVVhfREVCVUdfNF9ERUJVR19JTkZPX1NISUZUICAgMAo+ PiArI2RlZmluZSBTRU5JTkYyX01VWF9ERUJVR180X0RFQlVHX0lORk9fTUFTSyAgICAoMHhmZmZm ZmZmZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkYyX01VWF9ERUJVR181ICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgMHgxRDIwCj4+ICsjZGVmaW5lIFNFTklORjJfTVVYX0RFQlVH XzVfREVCVUdfSU5GT19TSElGVCAgIDAKPj4gKyNkZWZpbmUgU0VOSU5GMl9NVVhfREVCVUdfNV9E RUJVR19JTkZPX01BU0sgICAgKDB4ZmZmZmZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GMl9N VVhfREVCVUdfNiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MUQyNAo+PiAr I2RlZmluZSBTRU5JTkYyX01VWF9ERUJVR182X0RFQlVHX0lORk9fU0hJRlQgICAwCj4+ICsjZGVm aW5lIFNFTklORjJfTVVYX0RFQlVHXzZfREVCVUdfSU5GT19NQVNLICAgICgweGZmZmZmZmZmIDw8 IDApCj4+ICsjZGVmaW5lIFNFTklORjJfTVVYX0RFQlVHXzcgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAweDFEMjgKPj4gKyNkZWZpbmUgU0VOSU5GMl9NVVhfREVCVUdfN19ERUJV R19JTkZPX1NISUZUICAgMAo+PiArI2RlZmluZSBTRU5JTkYyX01VWF9ERUJVR183X0RFQlVHX0lO Rk9fTUFTSyAgICAoMHhmZmZmZmZmZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkYyX01VWF9TUEFS RSAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgxRDJDCj4+ICsjZGVmaW5l IFNFTklORjJfTVVYX1NQQVJFX1NFTklORl9DUkNfU0VMX1NISUZUIDkKPj4gKyNkZWZpbmUgU0VO SU5GMl9NVVhfU1BBUkVfU0VOSU5GX0NSQ19TRUxfTUFTSyAgKDB4MyA8PCA5KQo+PiArI2RlZmlu ZSBTRU5JTkYyX01VWF9TUEFSRV9TRU5JTkZfVkNOVF9TRUxfU0hJRlQgMTEKPj4gKyNkZWZpbmUg U0VOSU5GMl9NVVhfU1BBUkVfU0VOSU5GX1ZDTlRfU0VMX01BU0sgKDB4MyA8PCAxMSkKPj4gKyNk ZWZpbmUgU0VOSU5GMl9NVVhfU1BBUkVfU0VOSU5GX0ZJRk9fRlVMTF9TRUxfU0hJRlQgMTMKPj4g KyNkZWZpbmUgU0VOSU5GMl9NVVhfU1BBUkVfU0VOSU5GX0ZJRk9fRlVMTF9TRUxfTUFTSyAoMHgx IDw8IDEzKQo+PiArI2RlZmluZSBTRU5JTkYyX01VWF9TUEFSRV9TRU5JTkZfU1BBUkVfU0hJRlQg ICAxNAo+PiArI2RlZmluZSBTRU5JTkYyX01VWF9TUEFSRV9TRU5JTkZfU1BBUkVfTUFTSyAgICAo MHgzZiA8PCAxNCkKPj4gKyNkZWZpbmUgU0VOSU5GMl9NVVhfREFUQSAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgIDB4MUQzMAo+PiArI2RlZmluZSBTRU5JTkYyX01VWF9EQVRB X1NFTklORl9EQVRBMF9TSElGVCAgICAwCj4+ICsjZGVmaW5lIFNFTklORjJfTVVYX0RBVEFfU0VO SU5GX0RBVEEwX01BU0sgICAgICgweGZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GMl9NVVhf REFUQV9TRU5JTkZfREFUQTFfU0hJRlQgICAgMTYKPj4gKyNkZWZpbmUgU0VOSU5GMl9NVVhfREFU QV9TRU5JTkZfREFUQTFfTUFTSyAgICAgKDB4ZmZmZiA8PCAxNikKPj4gKyNkZWZpbmUgU0VOSU5G Ml9NVVhfREFUQV9DTlQgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MUQzNAo+ PiArI2RlZmluZSBTRU5JTkYyX01VWF9EQVRBX0NOVF9TRU5JTkZfREFUQV9DTlRfU0hJRlQgMAo+ PiArI2RlZmluZSBTRU5JTkYyX01VWF9EQVRBX0NOVF9TRU5JTkZfREFUQV9DTlRfTUFTSyAoMHhm ZmZmZmZmZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkYyX01VWF9DUk9QICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgMHgxRDM4Cj4+ICsjZGVmaW5lIFNFTklORjJfTVVYX0NS T1BfU0VOSU5GX0NST1BfWDFfU0hJRlQgIDAKPj4gKyNkZWZpbmUgU0VOSU5GMl9NVVhfQ1JPUF9T RU5JTkZfQ1JPUF9YMV9NQVNLICAgKDB4ZmZmZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkYyX01V WF9DUk9QX1NFTklORl9DUk9QX1gyX1NISUZUICAxNgo+PiArI2RlZmluZSBTRU5JTkYyX01VWF9D Uk9QX1NFTklORl9DUk9QX1gyX01BU0sgICAoMHhmZmZmIDw8IDE2KQo+PiArI2RlZmluZSBTRU5J TkYyX01VWF9DVFJMX0VYVCAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgxRDND Cj4+ICsjZGVmaW5lIFNFTklORjJfTVVYX0NUUkxfRVhUX1NFTklORl9TUkNfU0VMX0VYVF9TSElG VCAwCj4+ICsjZGVmaW5lIFNFTklORjJfTVVYX0NUUkxfRVhUX1NFTklORl9TUkNfU0VMX0VYVF9N QVNLICgweDMgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GMl9NVVhfQ1RSTF9FWFRfU0VOSU5GX1BJ WF9TRUxfRVhUX1NISUZUIDQKPj4gKyNkZWZpbmUgU0VOSU5GMl9NVVhfQ1RSTF9FWFRfU0VOSU5G X1BJWF9TRUxfRVhUX01BU0sgKDB4MSA8PCA0KQo+PiArI2RlZmluZSBTRU5JTkYzX0NUUkwgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgyMjAwCj4+ICsjZGVmaW5l IFNFTklORjNfQ1RSTF9TRU5JTkZfRU5fU0hJRlQgICAgICAgICAgIDAKPj4gKyNkZWZpbmUgU0VO SU5GM19DVFJMX1NFTklORl9FTl9NQVNLICAgICAgICAgICAgKDB4MSA8PCAwKQo+PiArI2RlZmlu ZSBTRU5JTkYzX0NUUkxfTkNTSTJfU1dfUlNUX1NISUZUICAgICAgICAxCj4+ICsjZGVmaW5lIFNF TklORjNfQ1RSTF9OQ1NJMl9TV19SU1RfTUFTSyAgICAgICAgICgweDEgPDwgMSkKPj4gKyNkZWZp bmUgU0VOSU5GM19DVFJMX09DU0kyX1NXX1JTVF9TSElGVCAgICAgICAgMgo+PiArI2RlZmluZSBT RU5JTkYzX0NUUkxfT0NTSTJfU1dfUlNUX01BU0sgICAgICAgICAoMHgxIDw8IDIpCj4+ICsjZGVm aW5lIFNFTklORjNfQ1RSTF9DQ0lSX1NXX1JTVF9TSElGVCAgICAgICAgIDMKPj4gKyNkZWZpbmUg U0VOSU5GM19DVFJMX0NDSVJfU1dfUlNUX01BU0sgICAgICAgICAgKDB4MSA8PCAzKQo+PiArI2Rl ZmluZSBTRU5JTkYzX0NUUkxfQ0tHRU5fU1dfUlNUX1NISUZUICAgICAgICA0Cj4+ICsjZGVmaW5l IFNFTklORjNfQ1RSTF9DS0dFTl9TV19SU1RfTUFTSyAgICAgICAgICgweDEgPDwgNCkKPj4gKyNk ZWZpbmUgU0VOSU5GM19DVFJMX1RFU1RfTU9ERUxfU1dfUlNUX1NISUZUICAgNQo+PiArI2RlZmlu ZSBTRU5JTkYzX0NUUkxfVEVTVF9NT0RFTF9TV19SU1RfTUFTSyAgICAoMHgxIDw8IDUpCj4+ICsj ZGVmaW5lIFNFTklORjNfQ1RSTF9TQ0FNX1NXX1JTVF9TSElGVCAgICAgICAgIDYKPj4gKyNkZWZp bmUgU0VOSU5GM19DVFJMX1NDQU1fU1dfUlNUX01BU0sgICAgICAgICAgKDB4MSA8PCA2KQo+PiAr I2RlZmluZSBTRU5JTkYzX0NUUkxfQ1NJMl9TV19SU1RfU0hJRlQgICAgICAgICA3Cj4+ICsjZGVm aW5lIFNFTklORjNfQ1RSTF9DU0kyX1NXX1JTVF9NQVNLICAgICAgICAgICgweDEgPDwgNykKPj4g KyNkZWZpbmUgU0VOSU5GM19DVFJMX0NTSTNfU1dfUlNUX1NISUZUICAgICAgICAgOAo+PiArI2Rl ZmluZSBTRU5JTkYzX0NUUkxfQ1NJM19TV19SU1RfTUFTSyAgICAgICAgICAoMHgxIDw8IDgpCj4+ ICsjZGVmaW5lIFNFTklORjNfQ1RSTF9TRU5JTkZfU1JDX1NFTF9TSElGVCAgICAgIDEyCj4+ICsj ZGVmaW5lIFNFTklORjNfQ1RSTF9TRU5JTkZfU1JDX1NFTF9NQVNLICAgICAgICgweGYgPDwgMTIp Cj4+ICsjZGVmaW5lIFNFTklORjNfQ1RSTF9TRU5JTkZfREVCVUdfU0VMX1NISUZUICAgIDIwCj4+ ICsjZGVmaW5lIFNFTklORjNfQ1RSTF9TRU5JTkZfREVCVUdfU0VMX01BU0sgICAgICgweGYgPDwg MjApCj4+ICsjZGVmaW5lIFNFTklORjNfQ1RSTF9QQUQyQ0FNX0RBVEFfU0VMX1NISUZUICAgIDI4 Cj4+ICsjZGVmaW5lIFNFTklORjNfQ1RSTF9QQUQyQ0FNX0RBVEFfU0VMX01BU0sgICAgICgweDcg PDwgMjgpCj4+ICsjZGVmaW5lIFNFTklORjNfQ1RSTF9FWFQgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAweDIyMDQKPj4gKyNkZWZpbmUgU0VOSU5GM19DVFJMX0VYVF9TRU5J TkZfT0NTSTJfSVBfRU5fU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkYzX0NUUkxfRVhUX1NFTklO Rl9PQ1NJMl9JUF9FTl9NQVNLICgweDEgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GM19DVFJMX0VY VF9TRU5JTkZfVEVTVE1ETF9JUF9FTl9TSElGVCAxCj4+ICsjZGVmaW5lIFNFTklORjNfQ1RSTF9F WFRfU0VOSU5GX1RFU1RNRExfSVBfRU5fTUFTSyAoMHgxIDw8IDEpCj4+ICsjZGVmaW5lIFNFTklO RjNfQ1RSTF9FWFRfU0VOSU5GX1NDQU1fSVBfRU5fU0hJRlQgNAo+PiArI2RlZmluZSBTRU5JTkYz X0NUUkxfRVhUX1NFTklORl9TQ0FNX0lQX0VOX01BU0sgKDB4MSA8PCA0KQo+PiArI2RlZmluZSBT RU5JTkYzX0NUUkxfRVhUX1NFTklORl9OQ1NJMl9JUF9FTl9TSElGVCA1Cj4+ICsjZGVmaW5lIFNF TklORjNfQ1RSTF9FWFRfU0VOSU5GX05DU0kyX0lQX0VOX01BU0sgKDB4MSA8PCA1KQo+PiArI2Rl ZmluZSBTRU5JTkYzX0NUUkxfRVhUX1NFTklORl9DU0kyX0lQX0VOX1NISUZUIDYKPj4gKyNkZWZp bmUgU0VOSU5GM19DVFJMX0VYVF9TRU5JTkZfQ1NJMl9JUF9FTl9NQVNLICgweDEgPDwgNikKPj4g KyNkZWZpbmUgU0VOSU5GM19DVFJMX0VYVF9TRU5JTkZfQ1NJM19JUF9FTl9TSElGVCA3Cj4+ICsj ZGVmaW5lIFNFTklORjNfQ1RSTF9FWFRfU0VOSU5GX0NTSTNfSVBfRU5fTUFTSyAoMHgxIDw8IDcp Cj4+ICsjZGVmaW5lIFNFTklORjNfQ1RSTF9FWFRfU0VOSU5GX1NSQ19TRUxfRVhUX1NISUZUIDE2 Cj4+ICsjZGVmaW5lIFNFTklORjNfQ1RSTF9FWFRfU0VOSU5GX1NSQ19TRUxfRVhUX01BU0sgKDB4 MyA8PCAxNikKPj4gKyNkZWZpbmUgU0VOSU5GM19BU1lOQ19DVFJMICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgIDB4MjIwOAo+PiArI2RlZmluZSBTRU5JTkYzX0FTWU5DX0NUUkxf U0VOSU5GX0FTWU5DX0ZJRk9fUlNUX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GM19BU1lOQ19D VFJMX1NFTklORl9BU1lOQ19GSUZPX1JTVF9NQVNLICgweDEgPDwgMCkKPj4gKyNkZWZpbmUgU0VO SU5GM19BU1lOQ19DVFJMX1NFTklORl9IU1lOQ19NQVNLX1NISUZUIDEKPj4gKyNkZWZpbmUgU0VO SU5GM19BU1lOQ19DVFJMX1NFTklORl9IU1lOQ19NQVNLX01BU0sgKDB4MSA8PCAxKQo+PiArI2Rl ZmluZSBTRU5JTkYzX0FTWU5DX0NUUkxfU0VOSU5GX1ZTWU5DX1BPTF9TSElGVCAyCj4+ICsjZGVm aW5lIFNFTklORjNfQVNZTkNfQ1RSTF9TRU5JTkZfVlNZTkNfUE9MX01BU0sgKDB4MSA8PCAyKQo+ PiArI2RlZmluZSBTRU5JTkYzX0FTWU5DX0NUUkxfU0VOSU5GX0hTWU5DX1BPTF9TSElGVCAzCj4+ ICsjZGVmaW5lIFNFTklORjNfQVNZTkNfQ1RSTF9TRU5JTkZfSFNZTkNfUE9MX01BU0sgKDB4MSA8 PCAzKQo+PiArI2RlZmluZSBTRU5JTkYzX0FTWU5DX0NUUkxfRklGT19QVVNIX0VOX1NISUZUICAx Ngo+PiArI2RlZmluZSBTRU5JTkYzX0FTWU5DX0NUUkxfRklGT19QVVNIX0VOX01BU0sgICAoMHgz ZiA8PCAxNikKPj4gKyNkZWZpbmUgU0VOSU5GM19BU1lOQ19DVFJMX0ZJRk9fRkxVU0hfRU5fU0hJ RlQgMjQKPj4gKyNkZWZpbmUgU0VOSU5GM19BU1lOQ19DVFJMX0ZJRk9fRkxVU0hfRU5fTUFTSyAg KDB4M2YgPDwgMjQpCj4+ICsjZGVmaW5lIFNFTklORl9URzNfUEhfQ05UICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAweDI2MDAKPj4gKyNkZWZpbmUgU0VOSU5GX1RHM19QSF9D TlRfVEdDTEtfU0VMX1NISUZUICAgICAgMAo+PiArI2RlZmluZSBTRU5JTkZfVEczX1BIX0NOVF9U R0NMS19TRUxfTUFTSyAgICAgICAoMHgzIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORl9URzNfUEhf Q05UX0NMS0ZMX1BPTF9TSElGVCAgICAgIDIKPj4gKyNkZWZpbmUgU0VOSU5GX1RHM19QSF9DTlRf Q0xLRkxfUE9MX01BU0sgICAgICAgKDB4MSA8PCAyKQo+PiArI2RlZmluZSBTRU5JTkZfVEczX1BI X0NOVF9FWFRfUlNUX1NISUZUICAgICAgICA0Cj4+ICsjZGVmaW5lIFNFTklORl9URzNfUEhfQ05U X0VYVF9SU1RfTUFTSyAgICAgICAgICgweDEgPDwgNCkKPj4gKyNkZWZpbmUgU0VOSU5GX1RHM19Q SF9DTlRfRVhUX1BXUkROX1NISUZUICAgICAgNQo+PiArI2RlZmluZSBTRU5JTkZfVEczX1BIX0NO VF9FWFRfUFdSRE5fTUFTSyAgICAgICAoMHgxIDw8IDUpCj4+ICsjZGVmaW5lIFNFTklORl9URzNf UEhfQ05UX1BBRF9QQ0xLX0lOVl9TSElGVCAgIDYKPj4gKyNkZWZpbmUgU0VOSU5GX1RHM19QSF9D TlRfUEFEX1BDTEtfSU5WX01BU0sgICAgKDB4MSA8PCA2KQo+PiArI2RlZmluZSBTRU5JTkZfVEcz X1BIX0NOVF9DQU1fUENMS19JTlZfU0hJRlQgICA3Cj4+ICsjZGVmaW5lIFNFTklORl9URzNfUEhf Q05UX0NBTV9QQ0xLX0lOVl9NQVNLICAgICgweDEgPDwgNykKPj4gKyNkZWZpbmUgU0VOSU5GX1RH M19QSF9DTlRfQ0xLUE9MX1NISUZUICAgICAgICAgMjgKPj4gKyNkZWZpbmUgU0VOSU5GX1RHM19Q SF9DTlRfQ0xLUE9MX01BU0sgICAgICAgICAgKDB4MSA8PCAyOCkKPj4gKyNkZWZpbmUgU0VOSU5G X1RHM19QSF9DTlRfQURDTEtfRU5fU0hJRlQgICAgICAgMjkKPj4gKyNkZWZpbmUgU0VOSU5GX1RH M19QSF9DTlRfQURDTEtfRU5fTUFTSyAgICAgICAgKDB4MSA8PCAyOSkKPj4gKyNkZWZpbmUgU0VO SU5GX1RHM19QSF9DTlRfUENFTl9TSElGVCAgICAgICAgICAgMzEKPj4gKyNkZWZpbmUgU0VOSU5G X1RHM19QSF9DTlRfUENFTl9NQVNLICAgICAgICAgICAgKDB4MSA8PCAzMSkKPj4gKyNkZWZpbmUg U0VOSU5GX1RHM19TRU5fQ0sgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4 MjYwNAo+PiArI2RlZmluZSBTRU5JTkZfVEczX1NFTl9DS19DTEtGTF9TSElGVCAgICAgICAgICAw Cj4+ICsjZGVmaW5lIFNFTklORl9URzNfU0VOX0NLX0NMS0ZMX01BU0sgICAgICAgICAgICgweDNm IDw8IDApCj4+ICsjZGVmaW5lIFNFTklORl9URzNfU0VOX0NLX0NMS1JTX1NISUZUICAgICAgICAg IDgKPj4gKyNkZWZpbmUgU0VOSU5GX1RHM19TRU5fQ0tfQ0xLUlNfTUFTSyAgICAgICAgICAgKDB4 M2YgPDwgOCkKPj4gKyNkZWZpbmUgU0VOSU5GX1RHM19TRU5fQ0tfQ0xLQ05UX1NISUZUICAgICAg ICAgMTYKPj4gKyNkZWZpbmUgU0VOSU5GX1RHM19TRU5fQ0tfQ0xLQ05UX01BU0sgICAgICAgICAg KDB4M2YgPDwgMTYpCj4+ICsjZGVmaW5lIFNFTklORl9URzNfVE1fQ1RMICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAweDI2MDgKPj4gKyNkZWZpbmUgU0VOSU5GX1RHM19UTV9D VExfVE1fRU5fU0hJRlQgICAgICAgICAgMAo+PiArI2RlZmluZSBTRU5JTkZfVEczX1RNX0NUTF9U TV9FTl9NQVNLICAgICAgICAgICAoMHgxIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORl9URzNfVE1f Q1RMX1RNX1JTVF9TSElGVCAgICAgICAgIDEKPj4gKyNkZWZpbmUgU0VOSU5GX1RHM19UTV9DVExf VE1fUlNUX01BU0sgICAgICAgICAgKDB4MSA8PCAxKQo+PiArI2RlZmluZSBTRU5JTkZfVEczX1RN X0NUTF9UTV9GTVRfU0hJRlQgICAgICAgICAyCj4+ICsjZGVmaW5lIFNFTklORl9URzNfVE1fQ1RM X1RNX0ZNVF9NQVNLICAgICAgICAgICgweDEgPDwgMikKPj4gKyNkZWZpbmUgU0VOSU5GX1RHM19U TV9DVExfVE1fUEFUX1NISUZUICAgICAgICAgNAo+PiArI2RlZmluZSBTRU5JTkZfVEczX1RNX0NU TF9UTV9QQVRfTUFTSyAgICAgICAgICAoMHhmIDw8IDQpCj4+ICsjZGVmaW5lIFNFTklORl9URzNf VE1fQ1RMX1RNX1ZTWU5DX1NISUZUICAgICAgIDgKPj4gKyNkZWZpbmUgU0VOSU5GX1RHM19UTV9D VExfVE1fVlNZTkNfTUFTSyAgICAgICAgKDB4ZmYgPDwgOCkKPj4gKyNkZWZpbmUgU0VOSU5GX1RH M19UTV9DVExfVE1fRFVNTVlQWExfU0hJRlQgICAgMTYKPj4gKyNkZWZpbmUgU0VOSU5GX1RHM19U TV9DVExfVE1fRFVNTVlQWExfTUFTSyAgICAgKDB4ZmYgPDwgMTYpCj4+ICsjZGVmaW5lIFNFTklO Rl9URzNfVE1fU0laRSAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDI2MEMK Pj4gKyNkZWZpbmUgU0VOSU5GX1RHM19UTV9TSVpFX1RNX1BYTF9TSElGVCAgICAgICAgMAo+PiAr I2RlZmluZSBTRU5JTkZfVEczX1RNX1NJWkVfVE1fUFhMX01BU0sgICAgICAgICAoMHgxZmZmIDw8 IDApCj4+ICsjZGVmaW5lIFNFTklORl9URzNfVE1fU0laRV9UTV9MSU5FX1NISUZUICAgICAgIDE2 Cj4+ICsjZGVmaW5lIFNFTklORl9URzNfVE1fU0laRV9UTV9MSU5FX01BU0sgICAgICAgICgweDNm ZmYgPDwgMTYpCj4+ICsjZGVmaW5lIFNFTklORl9URzNfVE1fQ0xLICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAweDI2MTAKPj4gKyNkZWZpbmUgU0VOSU5GX1RHM19UTV9DTEtf VE1fQ0xLX0NOVF9TSElGVCAgICAgMAo+PiArI2RlZmluZSBTRU5JTkZfVEczX1RNX0NMS19UTV9D TEtfQ05UX01BU0sgICAgICAoMHhmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORl9URzNfVE1fQ0xL X1RNX0NMUkJBUl9PRlRfU0hJRlQgIDE2Cj4+ICsjZGVmaW5lIFNFTklORl9URzNfVE1fQ0xLX1RN X0NMUkJBUl9PRlRfTUFTSyAgICgweDNmZiA8PCAxNikKPj4gKyNkZWZpbmUgU0VOSU5GX1RHM19U TV9DTEtfVE1fQ0xSQkFSX0lEWF9TSElGVCAgMjgKPj4gKyNkZWZpbmUgU0VOSU5GX1RHM19UTV9D TEtfVE1fQ0xSQkFSX0lEWF9NQVNLICAgKDB4NyA8PCAyOCkKPj4gKyNkZWZpbmUgU0VOSU5GX1RH M19UTV9TVFAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MjYxNAo+PiAr I2RlZmluZSBTRU5JTkZfVEczX1RNX1NUUF9URzFfVE1fU1RQX1NISUZUICAgICAwCj4+ICsjZGVm aW5lIFNFTklORl9URzNfVE1fU1RQX1RHMV9UTV9TVFBfTUFTSyAgICAgICgweGZmZmZmZmZmIDw8 IDApCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMjRfQ1NJMiAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAweDI4MjQKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04yNF9DU0kyX0NTSTBf QklTVF9OVU1fU0hJRlQgMAo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjI0X0NTSTJfQ1NJMF9CSVNU X05VTV9NQVNLICAoMHgzIDw8IDApCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMjRfQ1NJMl9DU0kw X0JJU1RfRU5fU0hJRlQgIDIKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04yNF9DU0kyX0NTSTBfQklT VF9FTl9NQVNLICAgKDB4MSA8PCAyKQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjI0X0NTSTJfQ1NJ MF9CSVNUX0ZJWF9QQVRfU0hJRlQgNQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjI0X0NTSTJfQ1NJ MF9CSVNUX0ZJWF9QQVRfTUFTSyAoMHgxIDw8IDUpCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMjRf Q1NJMl9DU0kwX0JJU1RfQ0xLX1NFTF9TSElGVCA2Cj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMjRf Q1NJMl9DU0kwX0JJU1RfQ0xLX1NFTF9NQVNLICgweDEgPDwgNikKPj4gKyNkZWZpbmUgTUlQSV9S WF9DT04yNF9DU0kyX0NTSTBfQklTVF9DTEs0WF9TRUxfU0hJRlQgNwo+PiArI2RlZmluZSBNSVBJ X1JYX0NPTjI0X0NTSTJfQ1NJMF9CSVNUX0NMSzRYX1NFTF9NQVNLICgweDEgPDwgNykKPj4gKyNk ZWZpbmUgTUlQSV9SWF9DT04yNF9DU0kyX0NTSTBfQklTVF9URVJNX0RFTEFZX1NISUZUIDgKPj4g KyNkZWZpbmUgTUlQSV9SWF9DT04yNF9DU0kyX0NTSTBfQklTVF9URVJNX0RFTEFZX01BU0sgKDB4 ZmYgPDwgOCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04yNF9DU0kyX0NTSTBfQklTVF9TRVRUTEVf REVMQVlfU0hJRlQgMTYKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04yNF9DU0kyX0NTSTBfQklTVF9T RVRUTEVfREVMQVlfTUFTSyAoMHhmZiA8PCAxNikKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04yNF9D U0kyX0NTSTBfQklTVF9MTjBfTVVYX1NISUZUIDI0Cj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMjRf Q1NJMl9DU0kwX0JJU1RfTE4wX01VWF9NQVNLICgweDMgPDwgMjQpCj4+ICsjZGVmaW5lIE1JUElf UlhfQ09OMjRfQ1NJMl9DU0kwX0JJU1RfTE4xX01VWF9TSElGVCAyNgo+PiArI2RlZmluZSBNSVBJ X1JYX0NPTjI0X0NTSTJfQ1NJMF9CSVNUX0xOMV9NVVhfTUFTSyAoMHgzIDw8IDI2KQo+PiArI2Rl ZmluZSBNSVBJX1JYX0NPTjI0X0NTSTJfQ1NJMF9CSVNUX0xOMl9NVVhfU0hJRlQgMjgKPj4gKyNk ZWZpbmUgTUlQSV9SWF9DT04yNF9DU0kyX0NTSTBfQklTVF9MTjJfTVVYX01BU0sgKDB4MyA8PCAy OCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04yNF9DU0kyX0NTSTBfQklTVF9MTjNfTVVYX1NISUZU IDMwCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMjRfQ1NJMl9DU0kwX0JJU1RfTE4zX01VWF9NQVNL ICgweDMgPDwgMzApCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMjhfQ1NJMiAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAweDI4MjgKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04yOF9D U0kyX0NTSTBfQklTVF9TVEFSVF9TSElGVCAwCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMjhfQ1NJ Ml9DU0kwX0JJU1RfU1RBUlRfTUFTSyAoMHgxIDw8IDApCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09O MjhfQ1NJMl9DU0kwX0JJU1RfREFUQV9PS19TSElGVCAxCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09O MjhfQ1NJMl9DU0kwX0JJU1RfREFUQV9PS19NQVNLICgweDEgPDwgMSkKPj4gKyNkZWZpbmUgTUlQ SV9SWF9DT04yOF9DU0kyX0NTSTBfQklTVF9IU19GU01fT0tfU0hJRlQgMgo+PiArI2RlZmluZSBN SVBJX1JYX0NPTjI4X0NTSTJfQ1NJMF9CSVNUX0hTX0ZTTV9PS19NQVNLICgweDEgPDwgMikKPj4g KyNkZWZpbmUgTUlQSV9SWF9DT04yOF9DU0kyX0NTSTBfQklTVF9MQU5FX0ZTTV9PS19TSElGVCAz Cj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMjhfQ1NJMl9DU0kwX0JJU1RfTEFORV9GU01fT0tfTUFT SyAoMHgxIDw8IDMpCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMjhfQ1NJMl9DU0kwX0JJU1RfQ1NJ Ml9EQVRBX09LX1NISUZUIDQKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04yOF9DU0kyX0NTSTBfQklT VF9DU0kyX0RBVEFfT0tfTUFTSyAoMHgxIDw8IDQpCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMzRf Q1NJMiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDI4MzQKPj4gKyNkZWZp bmUgTUlQSV9SWF9DT04zNF9DU0kyX0JJU1RfTU9ERV9TSElGVCAgICAgMAo+PiArI2RlZmluZSBN SVBJX1JYX0NPTjM0X0NTSTJfQklTVF9NT0RFX01BU0sgICAgICAoMHgxIDw8IDApCj4+ICsjZGVm aW5lIE1JUElfUlhfQ09OMzRfQ1NJMl9DU0kwX0JJU1RfSFNERVRfTVVYX1NISUZUIDIyCj4+ICsj ZGVmaW5lIE1JUElfUlhfQ09OMzRfQ1NJMl9DU0kwX0JJU1RfSFNERVRfTVVYX01BU0sgKDB4MyA8 PCAyMikKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04zNF9DU0kyX0NTSTBfQklTVF9MTjRfTVVYX1NI SUZUIDI0Cj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMzRfQ1NJMl9DU0kwX0JJU1RfTE40X01VWF9N QVNLICgweDMgPDwgMjQpCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMzRfQ1NJMl9DU0kwX0JJU1Rf TE41X01VWF9TSElGVCAyNgo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjM0X0NTSTJfQ1NJMF9CSVNU X0xONV9NVVhfTUFTSyAoMHgzIDw8IDI2KQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjM0X0NTSTJf Q1NJMF9CSVNUX0xONl9NVVhfU0hJRlQgMjgKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04zNF9DU0ky X0NTSTBfQklTVF9MTjZfTVVYX01BU0sgKDB4MyA8PCAyOCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9D T04zNF9DU0kyX0NTSTBfQklTVF9MTjdfTVVYX1NISUZUIDMwCj4+ICsjZGVmaW5lIE1JUElfUlhf Q09OMzRfQ1NJMl9DU0kwX0JJU1RfTE43X01VWF9NQVNLICgweDMgPDwgMzApCj4+ICsjZGVmaW5l IE1JUElfUlhfQ09OMzhfQ1NJMiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAw eDI4MzgKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04zOF9DU0kyX01JUElfUlhfU1dfQ1RSTF9NT0RF X1NISUZUIDAKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04zOF9DU0kyX01JUElfUlhfU1dfQ1RSTF9N T0RFX01BU0sgKDB4MSA8PCAwKQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjM4X0NTSTJfTUlQSV9S WF9TV19DQUxfTU9ERV9TSElGVCAxCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMzhfQ1NJMl9NSVBJ X1JYX1NXX0NBTF9NT0RFX01BU0sgKDB4MSA8PCAxKQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjM4 X0NTSTJfTUlQSV9SWF9IV19DQUxfU1RBUlRfU0hJRlQgMgo+PiArI2RlZmluZSBNSVBJX1JYX0NP TjM4X0NTSTJfTUlQSV9SWF9IV19DQUxfU1RBUlRfTUFTSyAoMHgxIDw8IDIpCj4+ICsjZGVmaW5l IE1JUElfUlhfQ09OMzhfQ1NJMl9NSVBJX1JYX0hXX0NBTF9PUFRJT05fU0hJRlQgMwo+PiArI2Rl ZmluZSBNSVBJX1JYX0NPTjM4X0NTSTJfTUlQSV9SWF9IV19DQUxfT1BUSU9OX01BU0sgKDB4MSA8 PCAzKQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjM4X0NTSTJfTUlQSV9SWF9TV19SU1RfU0hJRlQg NAo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjM4X0NTSTJfTUlQSV9SWF9TV19SU1RfTUFTSyAoMHgx ZiA8PCA0KQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjM4X0NTSTJfTUlQSV9SWF9TV19DUEhZX1RY X01PREVfU0hJRlQgOQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjM4X0NTSTJfTUlQSV9SWF9TV19D UEhZX1RYX01PREVfTUFTSyAoMHgxIDw8IDkpCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMzhfQ1NJ Ml9NSVBJX1JYX1NXX0NQSFlfUlhfTU9ERV9TSElGVCAxMAo+PiArI2RlZmluZSBNSVBJX1JYX0NP TjM4X0NTSTJfTUlQSV9SWF9TV19DUEhZX1JYX01PREVfTUFTSyAoMHgxIDw8IDEwKQo+PiArI2Rl ZmluZSBNSVBJX1JYX0NPTjM4X0NTSTJfUkdfQ0tQSEFTRV9UUklPMF9TSElGVCAxNgo+PiArI2Rl ZmluZSBNSVBJX1JYX0NPTjM4X0NTSTJfUkdfQ0tQSEFTRV9UUklPMF9NQVNLICgweDFmIDw8IDE2 KQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjM4X0NTSTJfUkdfQ0tQSEFTRV9UUklPMV9TSElGVCAy Mgo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjM4X0NTSTJfUkdfQ0tQSEFTRV9UUklPMV9NQVNLICgw eDFmIDw8IDIyKQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjM4X0NTSTJfUkdfQ0tQSEFTRV9UUklP Ml9TSElGVCAyNwo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjM4X0NTSTJfUkdfQ0tQSEFTRV9UUklP Ml9NQVNLICgweDFmIDw8IDI3KQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjNDX0NTSTIgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgyODNDCj4+ICsjZGVmaW5lIE1JUElfUlhf Q09OM0NfQ1NJMl9NSVBJX1JYX1NXX0NUUkxfX1NISUZUIDAKPj4gKyNkZWZpbmUgTUlQSV9SWF9D T04zQ19DU0kyX01JUElfUlhfU1dfQ1RSTF9fTUFTSyAoMHhmZmZmZmZmZiA8PCAwKQo+PiArI2Rl ZmluZSBNSVBJX1JYX0NPTjdDX0NTSTIgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgMHgyODdDCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09ON0NfQ1NJMl9EQV9DU0kwX0xOUkQwX0hT UlhfREVMQVlfRU5fU0hJRlQgMAo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjdDX0NTSTJfREFfQ1NJ MF9MTlJEMF9IU1JYX0RFTEFZX0VOX01BU0sgKDB4MSA8PCAwKQo+PiArI2RlZmluZSBNSVBJX1JY X0NPTjdDX0NTSTJfREFfQ1NJMF9MTlJEMF9IU1JYX0RFTEFZX0FQUExZX1NISUZUIDEKPj4gKyNk ZWZpbmUgTUlQSV9SWF9DT043Q19DU0kyX0RBX0NTSTBfTE5SRDBfSFNSWF9ERUxBWV9BUFBMWV9N QVNLICgweDEgPDwgMSkKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT043Q19DU0kyX0RBX0NTSTBfTE5S RDBfSFNSWF9ERUxBWV9DT0RFX1NISUZUIDIKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT043Q19DU0ky X0RBX0NTSTBfTE5SRDBfSFNSWF9ERUxBWV9DT0RFX01BU0sgKDB4M2YgPDwgMikKPj4gKyNkZWZp bmUgTUlQSV9SWF9DT044MF9DU0kyICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg IDB4Mjg4MAo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjgwX0NTSTJfREFfQ1NJMF9MTlJEMV9IU1JY X0RFTEFZX0VOX1NISUZUIDAKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT044MF9DU0kyX0RBX0NTSTBf TE5SRDFfSFNSWF9ERUxBWV9FTl9NQVNLICgweDEgPDwgMCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9D T044MF9DU0kyX0RBX0NTSTBfTE5SRDFfSFNSWF9ERUxBWV9BUFBMWV9TSElGVCAxCj4+ICsjZGVm aW5lIE1JUElfUlhfQ09OODBfQ1NJMl9EQV9DU0kwX0xOUkQxX0hTUlhfREVMQVlfQVBQTFlfTUFT SyAoMHgxIDw8IDEpCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OODBfQ1NJMl9EQV9DU0kwX0xOUkQx X0hTUlhfREVMQVlfQ09ERV9TSElGVCAyCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OODBfQ1NJMl9E QV9DU0kwX0xOUkQxX0hTUlhfREVMQVlfQ09ERV9NQVNLICgweDNmIDw8IDIpCj4+ICsjZGVmaW5l IE1JUElfUlhfQ09OODRfQ1NJMiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAw eDI4ODQKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT044NF9DU0kyX0RBX0NTSTBfTE5SRDJfSFNSWF9E RUxBWV9FTl9TSElGVCAwCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OODRfQ1NJMl9EQV9DU0kwX0xO UkQyX0hTUlhfREVMQVlfRU5fTUFTSyAoMHgxIDw8IDApCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09O ODRfQ1NJMl9EQV9DU0kwX0xOUkQyX0hTUlhfREVMQVlfQVBQTFlfU0hJRlQgMQo+PiArI2RlZmlu ZSBNSVBJX1JYX0NPTjg0X0NTSTJfREFfQ1NJMF9MTlJEMl9IU1JYX0RFTEFZX0FQUExZX01BU0sg KDB4MSA8PCAxKQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjg0X0NTSTJfREFfQ1NJMF9MTlJEMl9I U1JYX0RFTEFZX0NPREVfU0hJRlQgMgo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjg0X0NTSTJfREFf Q1NJMF9MTlJEMl9IU1JYX0RFTEFZX0NPREVfTUFTSyAoMHgzZiA8PCAyKQo+PiArI2RlZmluZSBN SVBJX1JYX0NPTjg4X0NTSTIgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgy ODg4Cj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OODhfQ1NJMl9EQV9DU0kwX0xOUkQzX0hTUlhfREVM QVlfRU5fU0hJRlQgMAo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjg4X0NTSTJfREFfQ1NJMF9MTlJE M19IU1JYX0RFTEFZX0VOX01BU0sgKDB4MSA8PCAwKQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjg4 X0NTSTJfREFfQ1NJMF9MTlJEM19IU1JYX0RFTEFZX0FQUExZX1NISUZUIDEKPj4gKyNkZWZpbmUg TUlQSV9SWF9DT044OF9DU0kyX0RBX0NTSTBfTE5SRDNfSFNSWF9ERUxBWV9BUFBMWV9NQVNLICgw eDEgPDwgMSkKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT044OF9DU0kyX0RBX0NTSTBfTE5SRDNfSFNS WF9ERUxBWV9DT0RFX1NISUZUIDIKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT044OF9DU0kyX0RBX0NT STBfTE5SRDNfSFNSWF9ERUxBWV9DT0RFX01BU0sgKDB4M2YgPDwgMikKPj4gKyNkZWZpbmUgTUlQ SV9SWF9DT044Q19DU0kyICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4Mjg4 Qwo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjhDX0NTSTJfUkdfQ1NJMF9MTlJEMF9IU1JYX0RFTEFZ X0VOX1NISUZUIDAKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT044Q19DU0kyX1JHX0NTSTBfTE5SRDBf SFNSWF9ERUxBWV9FTl9NQVNLICgweDEgPDwgMCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT044Q19D U0kyX1JHX0NTSTBfTE5SRDBfSFNSWF9ERUxBWV9BUFBMWV9TSElGVCAxCj4+ICsjZGVmaW5lIE1J UElfUlhfQ09OOENfQ1NJMl9SR19DU0kwX0xOUkQwX0hTUlhfREVMQVlfQVBQTFlfTUFTSyAoMHgx IDw8IDEpCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OOENfQ1NJMl9SR19DU0kwX0xOUkQwX0hTUlhf REVMQVlfQ09ERV9TSElGVCAyCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OOENfQ1NJMl9SR19DU0kw X0xOUkQwX0hTUlhfREVMQVlfQ09ERV9NQVNLICgweDNmIDw8IDIpCj4+ICsjZGVmaW5lIE1JUElf UlhfQ09OOTBfQ1NJMiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDI4OTAK Pj4gKyNkZWZpbmUgTUlQSV9SWF9DT045MF9DU0kyX1JHX0NTSTBfTE5SRDFfSFNSWF9ERUxBWV9F Tl9TSElGVCAwCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OOTBfQ1NJMl9SR19DU0kwX0xOUkQxX0hT UlhfREVMQVlfRU5fTUFTSyAoMHgxIDw8IDApCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OOTBfQ1NJ Ml9SR19DU0kwX0xOUkQxX0hTUlhfREVMQVlfQVBQTFlfU0hJRlQgMQo+PiArI2RlZmluZSBNSVBJ X1JYX0NPTjkwX0NTSTJfUkdfQ1NJMF9MTlJEMV9IU1JYX0RFTEFZX0FQUExZX01BU0sgKDB4MSA8 PCAxKQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjkwX0NTSTJfUkdfQ1NJMF9MTlJEMV9IU1JYX0RF TEFZX0NPREVfU0hJRlQgMgo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjkwX0NTSTJfUkdfQ1NJMF9M TlJEMV9IU1JYX0RFTEFZX0NPREVfTUFTSyAoMHgzZiA8PCAyKQo+PiArI2RlZmluZSBNSVBJX1JY X0NPTjk0X0NTSTIgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgyODk0Cj4+ ICsjZGVmaW5lIE1JUElfUlhfQ09OOTRfQ1NJMl9SR19DU0kwX0xOUkQyX0hTUlhfREVMQVlfRU5f U0hJRlQgMAo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjk0X0NTSTJfUkdfQ1NJMF9MTlJEMl9IU1JY X0RFTEFZX0VOX01BU0sgKDB4MSA8PCAwKQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjk0X0NTSTJf UkdfQ1NJMF9MTlJEMl9IU1JYX0RFTEFZX0FQUExZX1NISUZUIDEKPj4gKyNkZWZpbmUgTUlQSV9S WF9DT045NF9DU0kyX1JHX0NTSTBfTE5SRDJfSFNSWF9ERUxBWV9BUFBMWV9NQVNLICgweDEgPDwg MSkKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT045NF9DU0kyX1JHX0NTSTBfTE5SRDJfSFNSWF9ERUxB WV9DT0RFX1NISUZUIDIKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT045NF9DU0kyX1JHX0NTSTBfTE5S RDJfSFNSWF9ERUxBWV9DT0RFX01BU0sgKDB4M2YgPDwgMikKPj4gKyNkZWZpbmUgTUlQSV9SWF9D T045OF9DU0kyICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4Mjg5OAo+PiAr I2RlZmluZSBNSVBJX1JYX0NPTjk4X0NTSTJfUkdfQ1NJMF9MTlJEM19IU1JYX0RFTEFZX0VOX1NI SUZUIDAKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT045OF9DU0kyX1JHX0NTSTBfTE5SRDNfSFNSWF9E RUxBWV9FTl9NQVNLICgweDEgPDwgMCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT045OF9DU0kyX1JH X0NTSTBfTE5SRDNfSFNSWF9ERUxBWV9BUFBMWV9TSElGVCAxCj4+ICsjZGVmaW5lIE1JUElfUlhf Q09OOThfQ1NJMl9SR19DU0kwX0xOUkQzX0hTUlhfREVMQVlfQVBQTFlfTUFTSyAoMHgxIDw8IDEp Cj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OOThfQ1NJMl9SR19DU0kwX0xOUkQzX0hTUlhfREVMQVlf Q09ERV9TSElGVCAyCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OOThfQ1NJMl9SR19DU0kwX0xOUkQz X0hTUlhfREVMQVlfQ09ERV9NQVNLICgweDNmIDw8IDIpCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09O QTBfQ1NJMiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDI4QTAKPj4gKyNk ZWZpbmUgTUlQSV9SWF9DT05BMF9DU0kyX1JHX0NTSTBfTE5SQ19IU1JYX0RFTEFZX0VOX1NISUZU IDAKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT05BMF9DU0kyX1JHX0NTSTBfTE5SQ19IU1JYX0RFTEFZ X0VOX01BU0sgKDB4MSA8PCAwKQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkEwX0NTSTJfUkdfQ1NJ MF9MTlJDX0hTUlhfREVMQVlfQVBQTFlfU0hJRlQgMQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkEw X0NTSTJfUkdfQ1NJMF9MTlJDX0hTUlhfREVMQVlfQVBQTFlfTUFTSyAoMHgxIDw8IDEpCj4+ICsj ZGVmaW5lIE1JUElfUlhfQ09OQTBfQ1NJMl9SR19DU0kwX0xOUkNfSFNSWF9ERUxBWV9DT0RFX1NI SUZUIDIKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT05BMF9DU0kyX1JHX0NTSTBfTE5SQ19IU1JYX0RF TEFZX0NPREVfTUFTSyAoMHgzZiA8PCAyKQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkIwX0NTSTIg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgyOEIwCj4+ICsjZGVmaW5lIE1J UElfUlhfQ09OQjBfQ1NJMl9ERUxBWV9BUFBMWV9NT0RFX1NISUZUIDAKPj4gKyNkZWZpbmUgTUlQ SV9SWF9DT05CMF9DU0kyX0RFTEFZX0FQUExZX01PREVfTUFTSyAoMHhmIDw8IDApCj4+ICsjZGVm aW5lIE1JUElfUlhfQ09OQjBfQ1NJMl9ERVNLRVdfU1dfUlNUX1NISUZUIDcKPj4gKyNkZWZpbmUg TUlQSV9SWF9DT05CMF9DU0kyX0RFU0tFV19TV19SU1RfTUFTSyAgKDB4MSA8PCA3KQo+PiArI2Rl ZmluZSBNSVBJX1JYX0NPTkIwX0NTSTJfREVTS0VXX1RSSUdHRVJfTU9ERV9TSElGVCA4Cj4+ICsj ZGVmaW5lIE1JUElfUlhfQ09OQjBfQ1NJMl9ERVNLRVdfVFJJR0dFUl9NT0RFX01BU0sgKDB4NyA8 PCA4KQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkIwX0NTSTJfREVTS0VXX0FDQ19NT0RFX1NISUZU IDEyCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OQjBfQ1NJMl9ERVNLRVdfQUNDX01PREVfTUFTSyAo MHhmIDw8IDEyKQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkIwX0NTSTJfREVTS0VXX0NTSTJfUlNU X0VOQUJMRV9TSElGVCAxNgo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkIwX0NTSTJfREVTS0VXX0NT STJfUlNUX0VOQUJMRV9NQVNLICgweDEgPDwgMTYpCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OQjBf Q1NJMl9ERVNLRVdfSVBfU0VMX1NISUZUIDMwCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OQjBfQ1NJ Ml9ERVNLRVdfSVBfU0VMX01BU0sgICgweDEgPDwgMzApCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09O QjBfQ1NJMl9ERVNLRVdfRU5BQkxFX1NISUZUIDMxCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OQjBf Q1NJMl9ERVNLRVdfRU5BQkxFX01BU0sgICgweDEgPDwgMzEpCj4+ICsjZGVmaW5lIE1JUElfUlhf Q09OQjRfQ1NJMiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDI4QjQKPj4g KyNkZWZpbmUgTUlQSV9SWF9DT05CNF9DU0kyX1NZTkNfQ09ERV9NQVNLX1NISUZUIDAKPj4gKyNk ZWZpbmUgTUlQSV9SWF9DT05CNF9DU0kyX1NZTkNfQ09ERV9NQVNLX01BU0sgKDB4ZmZmZiA8PCAw KQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkI0X0NTSTJfRVhQRUNURURfU1lOQ19DT0RFX1NISUZU IDE2Cj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OQjRfQ1NJMl9FWFBFQ1RFRF9TWU5DX0NPREVfTUFT SyAoMHhmZmZmIDw8IDE2KQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkI4X0NTSTIgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgyOEI4Cj4+ICsjZGVmaW5lIE1JUElfUlhfQ09O QjhfQ1NJMl9ERVNLRVdfU0VUVVBfVElNRV9TSElGVCAwCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09O QjhfQ1NJMl9ERVNLRVdfU0VUVVBfVElNRV9NQVNLICgweGYgPDwgMCkKPj4gKyNkZWZpbmUgTUlQ SV9SWF9DT05COF9DU0kyX0RFU0tFV19IT0xEX1RJTUVfU0hJRlQgOAo+PiArI2RlZmluZSBNSVBJ X1JYX0NPTkI4X0NTSTJfREVTS0VXX0hPTERfVElNRV9NQVNLICgweGYgPDwgOCkKPj4gKyNkZWZp bmUgTUlQSV9SWF9DT05COF9DU0kyX0RFU0tFV19USU1FX09VVF9TSElGVCAxNgo+PiArI2RlZmlu ZSBNSVBJX1JYX0NPTkI4X0NTSTJfREVTS0VXX1RJTUVfT1VUX01BU0sgKDB4ZmYgPDwgMTYpCj4+ ICsjZGVmaW5lIE1JUElfUlhfQ09OQjhfQ1NJMl9ERVNLRVdfVElNRV9PVVRfRU5fU0hJRlQgMjQK Pj4gKyNkZWZpbmUgTUlQSV9SWF9DT05COF9DU0kyX0RFU0tFV19USU1FX09VVF9FTl9NQVNLICgw eDEgPDwgMjQpCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OQkNfQ1NJMiAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAweDI4QkMKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT05CQ19DU0ky X0RFU0tFV19ERVRFQ1RJT05fTU9ERV9TSElGVCAwCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OQkNf Q1NJMl9ERVNLRVdfREVURUNUSU9OX01PREVfTUFTSyAoMHhmIDw8IDApCj4+ICsjZGVmaW5lIE1J UElfUlhfQ09OQkNfQ1NJMl9ERVNLRVdfREVURUNUSU9OX0NOVF9TSElGVCA4Cj4+ICsjZGVmaW5l IE1JUElfUlhfQ09OQkNfQ1NJMl9ERVNLRVdfREVURUNUSU9OX0NOVF9NQVNLICgweDdmIDw8IDgp Cj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OQkNfQ1NJMl9ERVNLRVdfREVMQVlfQVBQTFlfTU9ERV9T SElGVCAxNgo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkJDX0NTSTJfREVTS0VXX0RFTEFZX0FQUExZ X01PREVfTUFTSyAoMHhmIDw8IDE2KQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkJDX0NTSTJfREVT S0VXX0xBTkVfTlVNQkVSX1NISUZUIDI0Cj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OQkNfQ1NJMl9E RVNLRVdfTEFORV9OVU1CRVJfTUFTSyAoMHgzIDw8IDI0KQo+PiArI2RlZmluZSBNSVBJX1JYX0NP TkMwX0NTSTIgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgyOEMwCj4+ICsj ZGVmaW5lIE1JUElfUlhfQ09OQzBfQ1NJMl9ERVNLRVdfSU5URVJSVVBUX0VOQUJMRV9TSElGVCAw Cj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OQzBfQ1NJMl9ERVNLRVdfSU5URVJSVVBUX0VOQUJMRV9N QVNLICgweGZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT05DMF9DU0kyX0RFU0tFV19J TlRFUlJVUFRfVzFDX0VOX1NISUZUIDMxCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OQzBfQ1NJMl9E RVNLRVdfSU5URVJSVVBUX1cxQ19FTl9NQVNLICgweDEgPDwgMzEpCj4+ICsjZGVmaW5lIE1JUElf UlhfQ09OQzRfQ1NJMiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDI4QzQK Pj4gKyNkZWZpbmUgTUlQSV9SWF9DT05DNF9DU0kyX0RFU0tFV19JTlRFUlJVUFRfU1RBVFVTX1NI SUZUIDAKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT05DNF9DU0kyX0RFU0tFV19JTlRFUlJVUFRfU1RB VFVTX01BU0sgKDB4ZmZmZiA8PCAwKQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkM4X0NTSTIgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgyOEM4Cj4+ICsjZGVmaW5lIE1JUElf UlhfQ09OQzhfQ1NJMl9ERVNLRVdfREVCVUdfTVVYX1NFTEVDVF9TSElGVCAwCj4+ICsjZGVmaW5l IE1JUElfUlhfQ09OQzhfQ1NJMl9ERVNLRVdfREVCVUdfTVVYX1NFTEVDVF9NQVNLICgweGZmIDw8 IDApCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OQ0NfQ1NJMiAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAweDI4Q0MKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT05DQ19DU0kyX0RFU0tF V19ERUJVR19PVVRQVVRTX1NISUZUIDAKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT05DQ19DU0kyX0RF U0tFV19ERUJVR19PVVRQVVRTX01BU0sgKDB4ZmZmZmZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgTUlQ SV9SWF9DT05EMF9DU0kyICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MjhE MAo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkQwX0NTSTJfREVTS0VXX0RFTEFZX0xFTkdUSF9TSElG VCAwCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09ORDBfQ1NJMl9ERVNLRVdfREVMQVlfTEVOR1RIX01B U0sgKDB4M2YgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0NUTCAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgIDB4MkEwMAo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJf Q1RMX0RBVEFfTEFORTBfRU5fU0hJRlQgICAwCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9DVExf REFUQV9MQU5FMF9FTl9NQVNLICAgICgweDEgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0ky X0NUTF9EQVRBX0xBTkUxX0VOX1NISUZUICAgMQo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfQ1RM X0RBVEFfTEFORTFfRU5fTUFTSyAgICAoMHgxIDw8IDEpCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJ Ml9DVExfREFUQV9MQU5FMl9FTl9TSElGVCAgIDIKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0NU TF9EQVRBX0xBTkUyX0VOX01BU0sgICAgKDB4MSA8PCAyKQo+PiArI2RlZmluZSBTRU5JTkYzX0NT STJfQ1RMX0RBVEFfTEFORTNfRU5fU0hJRlQgICAzCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9D VExfREFUQV9MQU5FM19FTl9NQVNLICAgICgweDEgPDwgMykKPj4gKyNkZWZpbmUgU0VOSU5GM19D U0kyX0NUTF9DTE9DS19MQU5FX0VOX1NISUZUICAgNAo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJf Q1RMX0NMT0NLX0xBTkVfRU5fTUFTSyAgICAoMHgxIDw8IDQpCj4+ICsjZGVmaW5lIFNFTklORjNf Q1NJMl9DVExfRUNDX0VOX1NISUZUICAgICAgICAgIDUKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0ky X0NUTF9FQ0NfRU5fTUFTSyAgICAgICAgICAgKDB4MSA8PCA1KQo+PiArI2RlZmluZSBTRU5JTkYz X0NTSTJfQ1RMX0NSQ19FTl9TSElGVCAgICAgICAgICA2Cj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJ Ml9DVExfQ1JDX0VOX01BU0sgICAgICAgICAgICgweDEgPDwgNikKPj4gKyNkZWZpbmUgU0VOSU5G M19DU0kyX0NUTF9IU1JYX0RFVF9FTl9TSElGVCAgICAgNwo+PiArI2RlZmluZSBTRU5JTkYzX0NT STJfQ1RMX0hTUlhfREVUX0VOX01BU0sgICAgICAoMHgxIDw8IDcpCj4+ICsjZGVmaW5lIFNFTklO RjNfQ1NJMl9DVExfSFNfUFJQUl9FTl9TSElGVCAgICAgIDgKPj4gKyNkZWZpbmUgU0VOSU5GM19D U0kyX0NUTF9IU19QUlBSX0VOX01BU0sgICAgICAgKDB4MSA8PCA4KQo+PiArI2RlZmluZSBTRU5J TkYzX0NTSTJfQ1RMX0hTX0VORF9FTl9TSElGVCAgICAgICA5Cj4+ICsjZGVmaW5lIFNFTklORjNf Q1NJMl9DVExfSFNfRU5EX0VOX01BU0sgICAgICAgICgweDEgPDwgOSkKPj4gKyNkZWZpbmUgU0VO SU5GM19DU0kyX0NUTF9HRU5FUklDX0xPTkdfUEFDS0VUX0VOX1NISUZUIDEyCj4+ICsjZGVmaW5l IFNFTklORjNfQ1NJMl9DVExfR0VORVJJQ19MT05HX1BBQ0tFVF9FTl9NQVNLICgweDEgPDwgMTIp Cj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9DVExfSU1BR0VfUEFDS0VUX0VOX1NISUZUIDEzCj4+ ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9DVExfSU1BR0VfUEFDS0VUX0VOX01BU0sgICgweDEgPDwg MTMpCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9DVExfQllURTJQSVhFTF9FTl9TSElGVCAgIDE0 Cj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9DVExfQllURTJQSVhFTF9FTl9NQVNLICAgICgweDEg PDwgMTQpCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9DVExfVlNfVFlQRV9TSElGVCAgICAgICAg IDE1Cj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9DVExfVlNfVFlQRV9NQVNLICAgICAgICAgICgw eDEgPDwgMTUpCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9DVExfRURfU0VMX1NISUZUICAgICAg ICAgIDE2Cj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9DVExfRURfU0VMX01BU0sgICAgICAgICAg ICgweDEgPDwgMTYpCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9DVExfRkxVU0hfTU9ERV9TSElG VCAgICAgIDE4Cj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9DVExfRkxVU0hfTU9ERV9NQVNLICAg ICAgICgweDMgPDwgMTgpCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9DVExfSFNfVFJBSUxfRU5f U0hJRlQgICAgIDI1Cj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9DVExfSFNfVFJBSUxfRU5fTUFT SyAgICAgICgweDEgPDwgMjUpCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9DVExfQ0xPQ0tfSFNf T1BUSU9OX1NISUZUIDI3Cj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9DVExfQ0xPQ0tfSFNfT1BU SU9OX01BU0sgICgweDEgPDwgMjcpCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9DVExfVlNfT1VU X0NZQ0xFX05VTUJFUl9TSElGVCAyOAo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfQ1RMX1ZTX09V VF9DWUNMRV9OVU1CRVJfTUFTSyAoMHgzIDw8IDI4KQo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJf TE5SQ19USU1JTkcgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgyQTA0Cj4+ICsjZGVm aW5lIFNFTklORjNfQ1NJMl9MTlJDX1RJTUlOR19DTE9DS19URVJNX1BBUkFNRVRFUl9TSElGVCAw Cj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9MTlJDX1RJTUlOR19DTE9DS19URVJNX1BBUkFNRVRF Ul9NQVNLICgweGZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9MTlJDX1RJTUlOR19D TE9DS19TRVRUTEVfUEFSQU1FVEVSX1NISUZUIDgKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0xO UkNfVElNSU5HX0NMT0NLX1NFVFRMRV9QQVJBTUVURVJfTUFTSyAoMHhmZiA8PCA4KQo+PiArI2Rl ZmluZSBTRU5JTkYzX0NTSTJfTE5SRF9USU1JTkcgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgMHgyQTA4Cj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9MTlJEX1RJTUlOR19EQVRBX1RFUk1f UEFSQU1FVEVSX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0xOUkRfVElNSU5HX0RB VEFfVEVSTV9QQVJBTUVURVJfTUFTSyAoMHhmZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkYzX0NT STJfTE5SRF9USU1JTkdfREFUQV9TRVRUTEVfUEFSQU1FVEVSX1NISUZUIDgKPj4gKyNkZWZpbmUg U0VOSU5GM19DU0kyX0xOUkRfVElNSU5HX0RBVEFfU0VUVExFX1BBUkFNRVRFUl9NQVNLICgweGZm IDw8IDgpCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9EUENNICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAweDJBMEMKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0RQQ01fRFBD TV9NT0RFX1NISUZUICAgICAgMAo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfRFBDTV9EUENNX01P REVfTUFTSyAgICAgICAoMHhmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9EUENNX0RJ XzMwX0RQQ01fRU5fU0hJRlQgIDcKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0RQQ01fRElfMzBf RFBDTV9FTl9NQVNLICAgKDB4MSA8PCA3KQo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfRFBDTV9E SV8zMV9EUENNX0VOX1NISUZUICA4Cj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9EUENNX0RJXzMx X0RQQ01fRU5fTUFTSyAgICgweDEgPDwgOCkKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0RQQ01f RElfMzJfRFBDTV9FTl9TSElGVCAgOQo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfRFBDTV9ESV8z Ml9EUENNX0VOX01BU0sgICAoMHgxIDw8IDkpCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9EUENN X0RJXzMzX0RQQ01fRU5fU0hJRlQgIDEwCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9EUENNX0RJ XzMzX0RQQ01fRU5fTUFTSyAgICgweDEgPDwgMTApCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9E UENNX0RJXzM0X0RQQ01fRU5fU0hJRlQgIDExCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9EUENN X0RJXzM0X0RQQ01fRU5fTUFTSyAgICgweDEgPDwgMTEpCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJ Ml9EUENNX0RJXzM1X0RQQ01fRU5fU0hJRlQgIDEyCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9E UENNX0RJXzM1X0RQQ01fRU5fTUFTSyAgICgweDEgPDwgMTIpCj4+ICsjZGVmaW5lIFNFTklORjNf Q1NJMl9EUENNX0RJXzM2X0RQQ01fRU5fU0hJRlQgIDEzCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJ Ml9EUENNX0RJXzM2X0RQQ01fRU5fTUFTSyAgICgweDEgPDwgMTMpCj4+ICsjZGVmaW5lIFNFTklO RjNfQ1NJMl9EUENNX0RJXzM3X0RQQ01fRU5fU0hJRlQgIDE0Cj4+ICsjZGVmaW5lIFNFTklORjNf Q1NJMl9EUENNX0RJXzM3X0RQQ01fRU5fTUFTSyAgICgweDEgPDwgMTQpCj4+ICsjZGVmaW5lIFNF TklORjNfQ1NJMl9EUENNX0RJXzJBX0RQQ01fRU5fU0hJRlQgIDE1Cj4+ICsjZGVmaW5lIFNFTklO RjNfQ1NJMl9EUENNX0RJXzJBX0RQQ01fRU5fTUFTSyAgICgweDEgPDwgMTUpCj4+ICsjZGVmaW5l IFNFTklORjNfQ1NJMl9JTlRfRU4gICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAw eDJBMTAKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0lOVF9FTl9FUlJfRlJBTUVfU1lOQ19TSElG VCAwCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9JTlRfRU5fRVJSX0ZSQU1FX1NZTkNfTUFTSyAo MHgxIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9JTlRfRU5fRVJSX0lEX1NISUZUICAg ICAgIDEKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0lOVF9FTl9FUlJfSURfTUFTSyAgICAgICAg KDB4MSA8PCAxKQo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfSU5UX0VOX0VSUl9FQ0NfTk9fRVJS T1JfU0hJRlQgMgo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfSU5UX0VOX0VSUl9FQ0NfTk9fRVJS T1JfTUFTSyAoMHgxIDw8IDIpCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9JTlRfRU5fRVJSX0VD Q19DT1JSRUNURURfU0hJRlQgMwo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfSU5UX0VOX0VSUl9F Q0NfQ09SUkVDVEVEX01BU0sgKDB4MSA8PCAzKQo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfSU5U X0VOX0VSUl9FQ0NfRE9VQkxFX1NISUZUIDQKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0lOVF9F Tl9FUlJfRUNDX0RPVUJMRV9NQVNLICgweDEgPDwgNCkKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0ky X0lOVF9FTl9FUlJfQ1JDX1NISUZUICAgICAgNQo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfSU5U X0VOX0VSUl9DUkNfTUFTSyAgICAgICAoMHgxIDw8IDUpCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJ Ml9JTlRfRU5fRVJSX0NSQ19OT19FUlJPUl9TSElGVCA2Cj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJ Ml9JTlRfRU5fRVJSX0NSQ19OT19FUlJPUl9NQVNLICgweDEgPDwgNikKPj4gKyNkZWZpbmUgU0VO SU5GM19DU0kyX0lOVF9FTl9FUlJfTVVMVElfTEFORV9TWU5DX1NISUZUIDcKPj4gKyNkZWZpbmUg U0VOSU5GM19DU0kyX0lOVF9FTl9FUlJfTVVMVElfTEFORV9TWU5DX01BU0sgKDB4MSA8PCA3KQo+ PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfSU5UX0VOX0VSUl9TT1RfU1lOQ19IU19MTlJEMF9TSElG VCA4Cj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9JTlRfRU5fRVJSX1NPVF9TWU5DX0hTX0xOUkQw X01BU0sgKDB4MSA8PCA4KQo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfSU5UX0VOX0VSUl9TT1Rf U1lOQ19IU19MTlJEMV9TSElGVCA5Cj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9JTlRfRU5fRVJS X1NPVF9TWU5DX0hTX0xOUkQxX01BU0sgKDB4MSA8PCA5KQo+PiArI2RlZmluZSBTRU5JTkYzX0NT STJfSU5UX0VOX0VSUl9TT1RfU1lOQ19IU19MTlJEMl9TSElGVCAxMAo+PiArI2RlZmluZSBTRU5J TkYzX0NTSTJfSU5UX0VOX0VSUl9TT1RfU1lOQ19IU19MTlJEMl9NQVNLICgweDEgPDwgMTApCj4+ ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9JTlRfRU5fRVJSX1NPVF9TWU5DX0hTX0xOUkQzX1NISUZU IDExCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9JTlRfRU5fRVJSX1NPVF9TWU5DX0hTX0xOUkQz X01BU0sgKDB4MSA8PCAxMSkKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0lOVF9FTl9GU19TSElG VCAgICAgICAgICAgMTIKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0lOVF9FTl9GU19NQVNLICAg ICAgICAgICAgKDB4MSA8PCAxMikKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0lOVF9FTl9MU19T SElGVCAgICAgICAgICAgMTMKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0lOVF9FTl9MU19NQVNL ICAgICAgICAgICAgKDB4MSA8PCAxMykKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0lOVF9FTl9H U19TSElGVCAgICAgICAgICAgMTQKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0lOVF9FTl9HU19N QVNLICAgICAgICAgICAgKDB4MSA8PCAxNCkKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0lOVF9F Tl9GRV9TSElGVCAgICAgICAgICAgMTUKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0lOVF9FTl9G RV9NQVNLICAgICAgICAgICAgKDB4MSA8PCAxNSkKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0lO VF9FTl9FUlJfRlJBTUVfU1lOQ19TMF9TSElGVCAxNgo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJf SU5UX0VOX0VSUl9GUkFNRV9TWU5DX1MwX01BU0sgKDB4MSA8PCAxNikKPj4gKyNkZWZpbmUgU0VO SU5GM19DU0kyX0lOVF9FTl9FUlJfRlJBTUVfU1lOQ19TMV9TSElGVCAxNwo+PiArI2RlZmluZSBT RU5JTkYzX0NTSTJfSU5UX0VOX0VSUl9GUkFNRV9TWU5DX1MxX01BU0sgKDB4MSA8PCAxNykKPj4g KyNkZWZpbmUgU0VOSU5GM19DU0kyX0lOVF9FTl9FUlJfRlJBTUVfU1lOQ19TMl9TSElGVCAxOAo+ PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfSU5UX0VOX0VSUl9GUkFNRV9TWU5DX1MyX01BU0sgKDB4 MSA8PCAxOCkKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0lOVF9FTl9FUlJfRlJBTUVfU1lOQ19T M19TSElGVCAxOQo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfSU5UX0VOX0VSUl9GUkFNRV9TWU5D X1MzX01BU0sgKDB4MSA8PCAxOSkKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0lOVF9FTl9FUlJf RlJBTUVfU1lOQ19TNF9TSElGVCAyMAo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfSU5UX0VOX0VS Ul9GUkFNRV9TWU5DX1M0X01BU0sgKDB4MSA8PCAyMCkKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0ky X0lOVF9FTl9FUlJfRlJBTUVfU1lOQ19TNV9TSElGVCAyMQo+PiArI2RlZmluZSBTRU5JTkYzX0NT STJfSU5UX0VOX0VSUl9GUkFNRV9TWU5DX1M1X01BU0sgKDB4MSA8PCAyMSkKPj4gKyNkZWZpbmUg U0VOSU5GM19DU0kyX0lOVF9FTl9FUlJfTEFORV9SRVNZTkNfU0hJRlQgMjIKPj4gKyNkZWZpbmUg U0VOSU5GM19DU0kyX0lOVF9FTl9FUlJfTEFORV9SRVNZTkNfTUFTSyAoMHgxIDw8IDIyKQo+PiAr I2RlZmluZSBTRU5JTkYzX0NTSTJfSU5UX0VOX0VSUl9GUkFNRV9TWU5DX1M2X1NISUZUIDIzCj4+ ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9JTlRfRU5fRVJSX0ZSQU1FX1NZTkNfUzZfTUFTSyAoMHgx IDw8IDIzKQo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfSU5UX0VOX0VSUl9GUkFNRV9TWU5DX1M3 X1NISUZUIDI0Cj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9JTlRfRU5fRVJSX0ZSQU1FX1NZTkNf UzdfTUFTSyAoMHgxIDw8IDI0KQo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfSU5UX0VOX1RSSU8w X0VTQ0FQRV9DT0RFX0RFVEVDVF9TSElGVCAyNgo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfSU5U X0VOX1RSSU8wX0VTQ0FQRV9DT0RFX0RFVEVDVF9NQVNLICgweDEgPDwgMjYpCj4+ICsjZGVmaW5l IFNFTklORjNfQ1NJMl9JTlRfRU5fVFJJTzFfRVNDQVBFX0NPREVfREVURUNUX1NISUZUIDI3Cj4+ ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9JTlRfRU5fVFJJTzFfRVNDQVBFX0NPREVfREVURUNUX01B U0sgKDB4MSA8PCAyNykKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0lOVF9FTl9UUklPMl9FU0NB UEVfQ09ERV9ERVRFQ1RfU0hJRlQgMjgKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0lOVF9FTl9U UklPMl9FU0NBUEVfQ09ERV9ERVRFQ1RfTUFTSyAoMHgxIDw8IDI4KQo+PiArI2RlZmluZSBTRU5J TkYzX0NTSTJfSU5UX0VOX1RSSU8zX0VTQ0FQRV9DT0RFX0RFVEVDVF9TSElGVCAyOQo+PiArI2Rl ZmluZSBTRU5JTkYzX0NTSTJfSU5UX0VOX1RSSU8zX0VTQ0FQRV9DT0RFX0RFVEVDVF9NQVNLICgw eDEgPDwgMjkpCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9JTlRfRU5fTUVSR0VfRklGT19BRl9T SElGVCAzMAo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfSU5UX0VOX01FUkdFX0ZJRk9fQUZfTUFT SyAoMHgxIDw8IDMwKQo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfSU5UX0VOX0lOVF9XQ0xSX0VO X1NISUZUICAzMQo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfSU5UX0VOX0lOVF9XQ0xSX0VOX01B U0sgICAoMHgxIDw8IDMxKQo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfSU5UX1NUQVRVUyAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgyQTE0Cj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJ Ml9JTlRfU1RBVFVTX0VSUl9GUkFNRV9TWU5DX1NUQV9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklO RjNfQ1NJMl9JTlRfU1RBVFVTX0VSUl9GUkFNRV9TWU5DX1NUQV9NQVNLICgweDEgPDwgMCkKPj4g KyNkZWZpbmUgU0VOSU5GM19DU0kyX0lOVF9TVEFUVVNfRVJSX0lEX1NUQV9TSElGVCAxCj4+ICsj ZGVmaW5lIFNFTklORjNfQ1NJMl9JTlRfU1RBVFVTX0VSUl9JRF9TVEFfTUFTSyAoMHgxIDw8IDEp Cj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9JTlRfU1RBVFVTX0VSUl9FQ0NfTk9fRVJST1JfU1RB X1NISUZUIDIKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0lOVF9TVEFUVVNfRVJSX0VDQ19OT19F UlJPUl9TVEFfTUFTSyAoMHgxIDw8IDIpCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9JTlRfU1RB VFVTX0VSUl9FQ0NfQ09SUkVDVEVEX1NUQV9TSElGVCAzCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJ Ml9JTlRfU1RBVFVTX0VSUl9FQ0NfQ09SUkVDVEVEX1NUQV9NQVNLICgweDEgPDwgMykKPj4gKyNk ZWZpbmUgU0VOSU5GM19DU0kyX0lOVF9TVEFUVVNfRVJSX0VDQ19ET1VCTEVfU1RBX1NISUZUIDQK Pj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0lOVF9TVEFUVVNfRVJSX0VDQ19ET1VCTEVfU1RBX01B U0sgKDB4MSA8PCA0KQo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfSU5UX1NUQVRVU19FUlJfQ1JD X1NUQV9TSElGVCA1Cj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9JTlRfU1RBVFVTX0VSUl9DUkNf U1RBX01BU0sgKDB4MSA8PCA1KQo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfSU5UX1NUQVRVU19F UlJfTVVMVElfTEFORV9TWU5DX1NUQV9TSElGVCA3Cj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9J TlRfU1RBVFVTX0VSUl9NVUxUSV9MQU5FX1NZTkNfU1RBX01BU0sgKDB4MSA8PCA3KQo+PiArI2Rl ZmluZSBTRU5JTkYzX0NTSTJfSU5UX1NUQVRVU19FUlJfU09UX1NZTkNfSFNfTE5SRDBfU1RBX1NI SUZUIDgKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0lOVF9TVEFUVVNfRVJSX1NPVF9TWU5DX0hT X0xOUkQwX1NUQV9NQVNLICgweDEgPDwgOCkKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0lOVF9T VEFUVVNfRVJSX1NPVF9TWU5DX0hTX0xOUkQxX1NUQV9TSElGVCA5Cj4+ICsjZGVmaW5lIFNFTklO RjNfQ1NJMl9JTlRfU1RBVFVTX0VSUl9TT1RfU1lOQ19IU19MTlJEMV9TVEFfTUFTSyAoMHgxIDw8 IDkpCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9JTlRfU1RBVFVTX0VSUl9TT1RfU1lOQ19IU19M TlJEMl9TVEFfU0hJRlQgMTAKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0lOVF9TVEFUVVNfRVJS X1NPVF9TWU5DX0hTX0xOUkQyX1NUQV9NQVNLICgweDEgPDwgMTApCj4+ICsjZGVmaW5lIFNFTklO RjNfQ1NJMl9JTlRfU1RBVFVTX0VSUl9TT1RfU1lOQ19IU19MTlJEM19TVEFfU0hJRlQgMTEKPj4g KyNkZWZpbmUgU0VOSU5GM19DU0kyX0lOVF9TVEFUVVNfRVJSX1NPVF9TWU5DX0hTX0xOUkQzX1NU QV9NQVNLICgweDEgPDwgMTEpCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9JTlRfU1RBVFVTX0ZT X1NUQV9TSElGVCAgIDEyCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9JTlRfU1RBVFVTX0ZTX1NU QV9NQVNLICAgICgweDEgPDwgMTIpCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9JTlRfU1RBVFVT X0xTX1NUQV9TSElGVCAgIDEzCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9JTlRfU1RBVFVTX0xT X1NUQV9NQVNLICAgICgweDEgPDwgMTMpCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9JTlRfU1RB VFVTX0dTX1NUQV9TSElGVCAgIDE0Cj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9JTlRfU1RBVFVT X0dTX1NUQV9NQVNLICAgICgweDEgPDwgMTQpCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9JTlRf U1RBVFVTX0ZFX1NUQV9TSElGVCAgIDE1Cj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9JTlRfU1RB VFVTX0ZFX1NUQV9NQVNLICAgICgweDEgPDwgMTUpCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9J TlRfU1RBVFVTX0VSUl9GUkFNRV9TWU5DX1MwX1NUQV9TSElGVCAxNgo+PiArI2RlZmluZSBTRU5J TkYzX0NTSTJfSU5UX1NUQVRVU19FUlJfRlJBTUVfU1lOQ19TMF9TVEFfTUFTSyAoMHgxIDw8IDE2 KQo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfSU5UX1NUQVRVU19FUlJfRlJBTUVfU1lOQ19TMV9T VEFfU0hJRlQgMTcKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0lOVF9TVEFUVVNfRVJSX0ZSQU1F X1NZTkNfUzFfU1RBX01BU0sgKDB4MSA8PCAxNykKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0lO VF9TVEFUVVNfRVJSX0ZSQU1FX1NZTkNfUzJfU1RBX1NISUZUIDE4Cj4+ICsjZGVmaW5lIFNFTklO RjNfQ1NJMl9JTlRfU1RBVFVTX0VSUl9GUkFNRV9TWU5DX1MyX1NUQV9NQVNLICgweDEgPDwgMTgp Cj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9JTlRfU1RBVFVTX0VSUl9GUkFNRV9TWU5DX1MzX1NU QV9TSElGVCAxOQo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfSU5UX1NUQVRVU19FUlJfRlJBTUVf U1lOQ19TM19TVEFfTUFTSyAoMHgxIDw8IDE5KQo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfSU5U X1NUQVRVU19FUlJfRlJBTUVfU1lOQ19TNF9TVEFfU0hJRlQgMjAKPj4gKyNkZWZpbmUgU0VOSU5G M19DU0kyX0lOVF9TVEFUVVNfRVJSX0ZSQU1FX1NZTkNfUzRfU1RBX01BU0sgKDB4MSA8PCAyMCkK Pj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0lOVF9TVEFUVVNfRVJSX0ZSQU1FX1NZTkNfUzVfU1RB X1NISUZUIDIxCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9JTlRfU1RBVFVTX0VSUl9GUkFNRV9T WU5DX1M1X1NUQV9NQVNLICgweDEgPDwgMjEpCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9JTlRf U1RBVFVTX0VSUl9MQU5FX1JFU1lOQ19TVEFfU0hJRlQgMjIKPj4gKyNkZWZpbmUgU0VOSU5GM19D U0kyX0lOVF9TVEFUVVNfRVJSX0xBTkVfUkVTWU5DX1NUQV9NQVNLICgweDEgPDwgMjIpCj4+ICsj ZGVmaW5lIFNFTklORjNfQ1NJMl9JTlRfU1RBVFVTX0VSUl9GUkFNRV9TWU5DX1M2X1NUQV9TSElG VCAyMwo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfSU5UX1NUQVRVU19FUlJfRlJBTUVfU1lOQ19T Nl9TVEFfTUFTSyAoMHgxIDw8IDIzKQo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfSU5UX1NUQVRV U19FUlJfRlJBTUVfU1lOQ19TN19TVEFfU0hJRlQgMjQKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0ky X0lOVF9TVEFUVVNfRVJSX0ZSQU1FX1NZTkNfUzdfU1RBX01BU0sgKDB4MSA8PCAyNCkKPj4gKyNk ZWZpbmUgU0VOSU5GM19DU0kyX0lOVF9TVEFUVVNfVFJJTzBfRVNDQVBFX0NPREVfREVURUNUX1NU QV9TSElGVCAyNgo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfSU5UX1NUQVRVU19UUklPMF9FU0NB UEVfQ09ERV9ERVRFQ1RfU1RBX01BU0sgKDB4MSA8PCAyNikKPj4gKyNkZWZpbmUgU0VOSU5GM19D U0kyX0lOVF9TVEFUVVNfVFJJTzFfRVNDQVBFX0NPREVfREVURUNUX1NUQV9TSElGVCAyNwo+PiAr I2RlZmluZSBTRU5JTkYzX0NTSTJfSU5UX1NUQVRVU19UUklPMV9FU0NBUEVfQ09ERV9ERVRFQ1Rf U1RBX01BU0sgKDB4MSA8PCAyNykKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0lOVF9TVEFUVVNf VFJJTzJfRVNDQVBFX0NPREVfREVURUNUX1NUQV9TSElGVCAyOAo+PiArI2RlZmluZSBTRU5JTkYz X0NTSTJfSU5UX1NUQVRVU19UUklPMl9FU0NBUEVfQ09ERV9ERVRFQ1RfU1RBX01BU0sgKDB4MSA8 PCAyOCkKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0lOVF9TVEFUVVNfVFJJTzNfRVNDQVBFX0NP REVfREVURUNUX1NUQV9TSElGVCAyOQo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfSU5UX1NUQVRV U19UUklPM19FU0NBUEVfQ09ERV9ERVRFQ1RfU1RBX01BU0sgKDB4MSA8PCAyOSkKPj4gKyNkZWZp bmUgU0VOSU5GM19DU0kyX0lOVF9TVEFUVVNfTUVSR0VfRklGT19BRl9TSElGVCAzMAo+PiArI2Rl ZmluZSBTRU5JTkYzX0NTSTJfSU5UX1NUQVRVU19NRVJHRV9GSUZPX0FGX01BU0sgKDB4MSA8PCAz MCkKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0RHQl9TRUwgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgIDB4MkExOAo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfREdCX1NFTF9ERUJV R19TRUxfU0hJRlQgICAwCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9ER0JfU0VMX0RFQlVHX1NF TF9NQVNLICAgICgweGZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9ER0JfU0VMX0RF QlVHX0VOX1NISUZUICAgIDMxCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9ER0JfU0VMX0RFQlVH X0VOX01BU0sgICAgICgweDEgPDwgMzEpCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9EQkdfUE9S VCAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDJBMUMKPj4gKyNkZWZpbmUgU0VO SU5GM19DU0kyX0RCR19QT1JUX0NUTF9EQkdfUE9SVF9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklO RjNfQ1NJMl9EQkdfUE9SVF9DVExfREJHX1BPUlRfTUFTSyAoMHhmZmZmIDw8IDApCj4+ICsjZGVm aW5lIFNFTklORjNfQ1NJMl9TUEFSRTAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAweDJBMjAKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX1NQQVJFMF9TUEFSRTBfU0hJRlQgICAg ICAgMAo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfU1BBUkUwX1NQQVJFMF9NQVNLICAgICAgICAo MHhmZmZmZmZmZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfU1BBUkUxICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgyQTI0Cj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJ Ml9TUEFSRTFfU1BBUkUxX1NISUZUICAgICAgIDAKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX1NQ QVJFMV9TUEFSRTFfTUFTSyAgICAgICAgKDB4ZmZmZmZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VO SU5GM19DU0kyX0xOUkNfRlNNICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MkEy OAo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfTE5SQ19GU01fTE5SQ19SWF9GU01fU0hJRlQgMAo+ PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfTE5SQ19GU01fTE5SQ19SWF9GU01fTUFTSyAoMHgzZiA8 PCAwKQo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfTE5SRF9GU00gICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgMHgyQTJDCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9MTlJEX0ZTTV9M TlJEMF9SWF9GU01fU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfTE5SRF9GU01fTE5S RDBfUlhfRlNNX01BU0sgKDB4N2YgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0xOUkRf RlNNX0xOUkQxX1JYX0ZTTV9TSElGVCA4Cj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9MTlJEX0ZT TV9MTlJEMV9SWF9GU01fTUFTSyAoMHg3ZiA8PCA4KQo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJf TE5SRF9GU01fTE5SRDJfUlhfRlNNX1NISUZUIDE2Cj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9M TlJEX0ZTTV9MTlJEMl9SWF9GU01fTUFTSyAoMHg3ZiA8PCAxNikKPj4gKyNkZWZpbmUgU0VOSU5G M19DU0kyX0xOUkRfRlNNX0xOUkQzX1JYX0ZTTV9TSElGVCAyNAo+PiArI2RlZmluZSBTRU5JTkYz X0NTSTJfTE5SRF9GU01fTE5SRDNfUlhfRlNNX01BU0sgKDB4N2YgPDwgMjQpCj4+ICsjZGVmaW5l IFNFTklORjNfQ1NJMl9GUkFNRV9MSU5FX05VTSAgICAgICAgICAgICAgICAgICAgICAgICAgICAw eDJBMzAKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0ZSQU1FX0xJTkVfTlVNX0ZSQU1FX05VTV9T SElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9GUkFNRV9MSU5FX05VTV9GUkFNRV9OVU1f TUFTSyAoMHhmZmZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9GUkFNRV9MSU5FX05V TV9MSU5FX05VTV9TSElGVCAxNgo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfRlJBTUVfTElORV9O VU1fTElORV9OVU1fTUFTSyAoMHhmZmZmIDw8IDE2KQo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJf R0VORVJJQ19TSE9SVCAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgyQTM0Cj4+ICsjZGVm aW5lIFNFTklORjNfQ1NJMl9HRU5FUklDX1NIT1JUX0dFTkVSSUNfU0hPUlRfUEFDS0VUX0RUX1NI SUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0dFTkVSSUNfU0hPUlRfR0VORVJJQ19TSE9S VF9QQUNLRVRfRFRfTUFTSyAoMHgzZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfR0VO RVJJQ19TSE9SVF9HRU5FUklDX1NIT1JUX1BBQ0tFVF9EQVRBX1NISUZUIDE2Cj4+ICsjZGVmaW5l IFNFTklORjNfQ1NJMl9HRU5FUklDX1NIT1JUX0dFTkVSSUNfU0hPUlRfUEFDS0VUX0RBVEFfTUFT SyBcCj4+ICsoMHhmZmZmIDw8IDE2KQo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfSFNSWF9EQkcg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgyQTM4Cj4+ICsjZGVmaW5lIFNFTklO RjNfQ1NJMl9IU1JYX0RCR19EQVRBX0xBTkUwX0hTUlhfRU5fU0hJRlQgMAo+PiArI2RlZmluZSBT RU5JTkYzX0NTSTJfSFNSWF9EQkdfREFUQV9MQU5FMF9IU1JYX0VOX01BU0sgKDB4MSA8PCAwKQo+ PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfSFNSWF9EQkdfREFUQV9MQU5FMV9IU1JYX0VOX1NISUZU IDEKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0hTUlhfREJHX0RBVEFfTEFORTFfSFNSWF9FTl9N QVNLICgweDEgPDwgMSkKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0hTUlhfREJHX0RBVEFfTEFO RTJfSFNSWF9FTl9TSElGVCAyCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9IU1JYX0RCR19EQVRB X0xBTkUyX0hTUlhfRU5fTUFTSyAoMHgxIDw8IDIpCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9I U1JYX0RCR19EQVRBX0xBTkUzX0hTUlhfRU5fU0hJRlQgMwo+PiArI2RlZmluZSBTRU5JTkYzX0NT STJfSFNSWF9EQkdfREFUQV9MQU5FM19IU1JYX0VOX01BU0sgKDB4MSA8PCAzKQo+PiArI2RlZmlu ZSBTRU5JTkYzX0NTSTJfSFNSWF9EQkdfQ0xPQ0tfTEFORV9IU1JYX0VOX1NISUZUIDQKPj4gKyNk ZWZpbmUgU0VOSU5GM19DU0kyX0hTUlhfREJHX0NMT0NLX0xBTkVfSFNSWF9FTl9NQVNLICgweDEg PDwgNCkKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0RJICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgIDB4MkEzQwo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfRElfVkMwX1NI SUZUICAgICAgICAgICAgICAwCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9ESV9WQzBfTUFTSyAg ICAgICAgICAgICAgICgweDMgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0RJX0RUMF9T SElGVCAgICAgICAgICAgICAgMgo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfRElfRFQwX01BU0sg ICAgICAgICAgICAgICAoMHgzZiA8PCAyKQo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfRElfVkMx X1NISUZUICAgICAgICAgICAgICA4Cj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9ESV9WQzFfTUFT SyAgICAgICAgICAgICAgICgweDMgPDwgOCkKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0RJX0RU MV9TSElGVCAgICAgICAgICAgICAgMTAKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0RJX0RUMV9N QVNLICAgICAgICAgICAgICAgKDB4M2YgPDwgMTApCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9E SV9WQzJfU0hJRlQgICAgICAgICAgICAgIDE2Cj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9ESV9W QzJfTUFTSyAgICAgICAgICAgICAgICgweDMgPDwgMTYpCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJ Ml9ESV9EVDJfU0hJRlQgICAgICAgICAgICAgIDE4Cj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9E SV9EVDJfTUFTSyAgICAgICAgICAgICAgICgweDNmIDw8IDE4KQo+PiArI2RlZmluZSBTRU5JTkYz X0NTSTJfRElfVkMzX1NISUZUICAgICAgICAgICAgICAyNAo+PiArI2RlZmluZSBTRU5JTkYzX0NT STJfRElfVkMzX01BU0sgICAgICAgICAgICAgICAoMHgzIDw8IDI0KQo+PiArI2RlZmluZSBTRU5J TkYzX0NTSTJfRElfRFQzX1NISUZUICAgICAgICAgICAgICAyNgo+PiArI2RlZmluZSBTRU5JTkYz X0NTSTJfRElfRFQzX01BU0sgICAgICAgICAgICAgICAoMHgzZiA8PCAyNikKPj4gKyNkZWZpbmUg U0VOSU5GM19DU0kyX0hTX1RSQUlMICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4 MkE0MAo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfSFNfVFJBSUxfSFNfVFJBSUxfUEFSQU1FVEVS X1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0hTX1RSQUlMX0hTX1RSQUlMX1BBUkFN RVRFUl9NQVNLICgweGZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9ESV9DVFJMICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDJBNDQKPj4gKyNkZWZpbmUgU0VOSU5G M19DU0kyX0RJX0NUUkxfVkMwX0lOVEVSTEVBVklOR19TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklO RjNfQ1NJMl9ESV9DVFJMX1ZDMF9JTlRFUkxFQVZJTkdfTUFTSyAoMHgxIDw8IDApCj4+ICsjZGVm aW5lIFNFTklORjNfQ1NJMl9ESV9DVFJMX0RUMF9JTlRFUkxFQVZJTkdfU0hJRlQgMQo+PiArI2Rl ZmluZSBTRU5JTkYzX0NTSTJfRElfQ1RSTF9EVDBfSU5URVJMRUFWSU5HX01BU0sgKDB4MyA8PCAx KQo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfRElfQ1RSTF9WQzFfSU5URVJMRUFWSU5HX1NISUZU IDgKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0RJX0NUUkxfVkMxX0lOVEVSTEVBVklOR19NQVNL ICgweDEgPDwgOCkKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0RJX0NUUkxfRFQxX0lOVEVSTEVB VklOR19TSElGVCA5Cj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9ESV9DVFJMX0RUMV9JTlRFUkxF QVZJTkdfTUFTSyAoMHgzIDw8IDkpCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9ESV9DVFJMX1ZD Ml9JTlRFUkxFQVZJTkdfU0hJRlQgMTYKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0RJX0NUUkxf VkMyX0lOVEVSTEVBVklOR19NQVNLICgweDEgPDwgMTYpCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJ Ml9ESV9DVFJMX0RUMl9JTlRFUkxFQVZJTkdfU0hJRlQgMTcKPj4gKyNkZWZpbmUgU0VOSU5GM19D U0kyX0RJX0NUUkxfRFQyX0lOVEVSTEVBVklOR19NQVNLICgweDMgPDwgMTcpCj4+ICsjZGVmaW5l IFNFTklORjNfQ1NJMl9ESV9DVFJMX1ZDM19JTlRFUkxFQVZJTkdfU0hJRlQgMjQKPj4gKyNkZWZp bmUgU0VOSU5GM19DU0kyX0RJX0NUUkxfVkMzX0lOVEVSTEVBVklOR19NQVNLICgweDEgPDwgMjQp Cj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9ESV9DVFJMX0RUM19JTlRFUkxFQVZJTkdfU0hJRlQg MjUKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0RJX0NUUkxfRFQzX0lOVEVSTEVBVklOR19NQVNL ICgweDMgPDwgMjUpCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9ERVRFQ1RfQ09OMSAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAweDJBNEMKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0RF VEVDVF9DT04xX0RFVEVDVF9TWU5DX0RJU0FCTEVfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkYz X0NTSTJfREVURUNUX0NPTjFfREVURUNUX1NZTkNfRElTQUJMRV9NQVNLICgweDEgPDwgMCkKPj4g KyNkZWZpbmUgU0VOSU5GM19DU0kyX0RFVEVDVF9DT04xX0RFVEVDVF9TWU5DX01BU0tfU0hJRlQg MQo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfREVURUNUX0NPTjFfREVURUNUX1NZTkNfTUFTS19N QVNLICgweDdmIDw8IDEpCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9ERVRFQ1RfQ09OMV9TWU5D X1dPUkRfU0hJRlQgOAo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfREVURUNUX0NPTjFfU1lOQ19X T1JEX01BU0sgKDB4MWZmZmZmIDw8IDgpCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9ERVRFQ1Rf Q09OMiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDJBNTAKPj4gKyNkZWZpbmUgU0VO SU5GM19DU0kyX0RFVEVDVF9DT04yX0RFVEVDVF9FU0NBUEVfRElTQUJMRV9TSElGVCAwCj4+ICsj ZGVmaW5lIFNFTklORjNfQ1NJMl9ERVRFQ1RfQ09OMl9ERVRFQ1RfRVNDQVBFX0RJU0FCTEVfTUFT SyAoMHgxIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9ERVRFQ1RfQ09OMl9ERVRFQ1Rf RVNDQVBFX01BU0tfU0hJRlQgMQo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfREVURUNUX0NPTjJf REVURUNUX0VTQ0FQRV9NQVNLX01BU0sgKDB4N2YgPDwgMSkKPj4gKyNkZWZpbmUgU0VOSU5GM19D U0kyX0RFVEVDVF9DT04yX0VTQ0FQRV9XT1JEX1NISUZUIDgKPj4gKyNkZWZpbmUgU0VOSU5GM19D U0kyX0RFVEVDVF9DT04yX0VTQ0FQRV9XT1JEX01BU0sgKDB4MWZmZmZmIDw8IDgpCj4+ICsjZGVm aW5lIFNFTklORjNfQ1NJMl9ERVRFQ1RfQ09OMyAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAweDJBNTQKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0RFVEVDVF9DT04zX0RFVEVDVF9QT1NU X0RJU0FCTEVfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfREVURUNUX0NPTjNfREVU RUNUX1BPU1RfRElTQUJMRV9NQVNLICgweDEgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0ky X0RFVEVDVF9DT04zX0RFVEVDVF9QT1NUX01BU0tfU0hJRlQgMQo+PiArI2RlZmluZSBTRU5JTkYz X0NTSTJfREVURUNUX0NPTjNfREVURUNUX1BPU1RfTUFTS19NQVNLICgweDdmIDw8IDEpCj4+ICsj ZGVmaW5lIFNFTklORjNfQ1NJMl9ERVRFQ1RfQ09OM19QT1NUX1dPUkRfU0hJRlQgOAo+PiArI2Rl ZmluZSBTRU5JTkYzX0NTSTJfREVURUNUX0NPTjNfUE9TVF9XT1JEX01BU0sgKDB4MWZmZmZmIDw8 IDgpCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9STFIwX0NPTjAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAweDJBNTgKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX1JMUjBfQ09OMF9S TFIwX1BSQlNfUEFUVEVSTl9TRUxfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfUkxS MF9DT04wX1JMUjBfUFJCU19QQVRURVJOX1NFTF9NQVNLICgweGZmIDw8IDApCj4+ICsjZGVmaW5l IFNFTklORjNfQ1NJMl9STFIwX0NPTjBfUkxSMF9QUkJTX1NFRURfMF9TSElGVCA4Cj4+ICsjZGVm aW5lIFNFTklORjNfQ1NJMl9STFIwX0NPTjBfUkxSMF9QUkJTX1NFRURfMF9NQVNLICgweGZmIDw8 IDgpCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9STFIwX0NPTjBfUkxSMF9QUkJTX1NFRURfMV9T SElGVCAxNgo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfUkxSMF9DT04wX1JMUjBfUFJCU19TRUVE XzFfTUFTSyAoMHhmZiA8PCAxNikKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX1JMUjBfQ09OMF9S TFIwX1BSQlNfU0VFRF8yX1NISUZUIDI0Cj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9STFIwX0NP TjBfUkxSMF9QUkJTX1NFRURfMl9NQVNLICgweGZmIDw8IDI0KQo+PiArI2RlZmluZSBTRU5JTkYz X0NTSTJfUkxSMV9DT04wICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgyQTVDCj4+ ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9STFIxX0NPTjBfUkxSMV9QUkJTX1BBVFRFUk5fU0VMX1NI SUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX1JMUjFfQ09OMF9STFIxX1BSQlNfUEFUVEVS Tl9TRUxfTUFTSyAoMHhmZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfUkxSMV9DT04w X1JMUjFfUFJCU19TRUVEXzBfU0hJRlQgOAo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfUkxSMV9D T04wX1JMUjFfUFJCU19TRUVEXzBfTUFTSyAoMHhmZiA8PCA4KQo+PiArI2RlZmluZSBTRU5JTkYz X0NTSTJfUkxSMV9DT04wX1JMUjFfUFJCU19TRUVEXzFfU0hJRlQgMTYKPj4gKyNkZWZpbmUgU0VO SU5GM19DU0kyX1JMUjFfQ09OMF9STFIxX1BSQlNfU0VFRF8xX01BU0sgKDB4ZmYgPDwgMTYpCj4+ ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9STFIxX0NPTjBfUkxSMV9QUkJTX1NFRURfMl9TSElGVCAy NAo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfUkxSMV9DT04wX1JMUjFfUFJCU19TRUVEXzJfTUFT SyAoMHhmZiA8PCAyNCkKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX1JMUjJfQ09OMCAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgIDB4MkE2MAo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJf UkxSMl9DT04wX1JMUjJfUFJCU19QQVRURVJOX1NFTF9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklO RjNfQ1NJMl9STFIyX0NPTjBfUkxSMl9QUkJTX1BBVFRFUk5fU0VMX01BU0sgKDB4ZmYgPDwgMCkK Pj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX1JMUjJfQ09OMF9STFIyX1BSQlNfU0VFRF8wX1NISUZU IDgKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX1JMUjJfQ09OMF9STFIyX1BSQlNfU0VFRF8wX01B U0sgKDB4ZmYgPDwgOCkKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX1JMUjJfQ09OMF9STFIyX1BS QlNfU0VFRF8xX1NISUZUIDE2Cj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9STFIyX0NPTjBfUkxS Ml9QUkJTX1NFRURfMV9NQVNLICgweGZmIDw8IDE2KQo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJf UkxSMl9DT04wX1JMUjJfUFJCU19TRUVEXzJfU0hJRlQgMjQKPj4gKyNkZWZpbmUgU0VOSU5GM19D U0kyX1JMUjJfQ09OMF9STFIyX1BSQlNfU0VFRF8yX01BU0sgKDB4ZmYgPDwgMjQpCj4+ICsjZGVm aW5lIFNFTklORjNfQ1NJMl9STFJfQ09OMCAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAweDJBNjQKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX1JMUl9DT04wX1JMUk5fUFJCU19QQVRU RVJOX1NFTF9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9STFJfQ09OMF9STFJOX1BS QlNfUEFUVEVSTl9TRUxfTUFTSyAoMHhmZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJf UkxSX0NPTjBfUkxSTl9QUkJTX1NFRURfMF9TSElGVCA4Cj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJ Ml9STFJfQ09OMF9STFJOX1BSQlNfU0VFRF8wX01BU0sgKDB4ZmYgPDwgOCkKPj4gKyNkZWZpbmUg U0VOSU5GM19DU0kyX1JMUl9DT04wX1JMUk5fUFJCU19TRUVEXzFfU0hJRlQgMTYKPj4gKyNkZWZp bmUgU0VOSU5GM19DU0kyX1JMUl9DT04wX1JMUk5fUFJCU19TRUVEXzFfTUFTSyAoMHhmZiA8PCAx NikKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX1JMUl9DT04wX1JMUk5fUFJCU19TRUVEXzJfU0hJ RlQgMjQKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX1JMUl9DT04wX1JMUk5fUFJCU19TRUVEXzJf TUFTSyAoMHhmZiA8PCAyNCkKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX01VWF9DT04gICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MkE2OAo+PiArI2RlZmluZSBTRU5JTkYzX0NT STJfTVVYX0NPTl9EUEhZX1JYX0VYVEVSTkFMX0VOX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5G M19DU0kyX01VWF9DT05fRFBIWV9SWF9FWFRFUk5BTF9FTl9NQVNLICgweDEgPDwgMCkKPj4gKyNk ZWZpbmUgU0VOSU5GM19DU0kyX01VWF9DT05fQ1BIWV9UWF9FWFRFUk5BTF9FTl9TSElGVCAxCj4+ ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9NVVhfQ09OX0NQSFlfVFhfRVhURVJOQUxfRU5fTUFTSyAo MHgxIDw8IDEpCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9NVVhfQ09OX0NQSFlfUlhfRVhURVJO QUxfRU5fU0hJRlQgMgo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfTVVYX0NPTl9DUEhZX1JYX0VY VEVSTkFMX0VOX01BU0sgKDB4MSA8PCAyKQo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfTVVYX0NP Tl9STFJfUEFUVEVSTl9ERUxBWV9FTl9TSElGVCAzCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9N VVhfQ09OX1JMUl9QQVRURVJOX0RFTEFZX0VOX01BU0sgKDB4MSA8PCAzKQo+PiArI2RlZmluZSBT RU5JTkYzX0NTSTJfTVVYX0NPTl9QT1NUX1BBQ0tFVF9JR05PUkVfRU5fU0hJRlQgNAo+PiArI2Rl ZmluZSBTRU5JTkYzX0NTSTJfTVVYX0NPTl9QT1NUX1BBQ0tFVF9JR05PUkVfRU5fTUFTSyAoMHgx IDw8IDQpCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9ERVRFQ1RfREJHMCAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAweDJBNkMKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0RFVEVDVF9E QkcwX0RFVEVDVF9TWU5DX0xBTkUwX1NUX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0ky X0RFVEVDVF9EQkcwX0RFVEVDVF9TWU5DX0xBTkUwX1NUX01BU0sgKDB4MSA8PCAwKQo+PiArI2Rl ZmluZSBTRU5JTkYzX0NTSTJfREVURUNUX0RCRzBfREVURUNUX0VTQ0FQRV9MQU5FMF9TVF9TSElG VCAxCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9ERVRFQ1RfREJHMF9ERVRFQ1RfRVNDQVBFX0xB TkUwX1NUX01BU0sgKDB4MSA8PCAxKQo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfREVURUNUX0RC RzBfREVURUNUX1BPU1RfTEFORTBfU1RfU0hJRlQgMgo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJf REVURUNUX0RCRzBfREVURUNUX1BPU1RfTEFORTBfU1RfTUFTSyAoMHgxIDw8IDIpCj4+ICsjZGVm aW5lIFNFTklORjNfQ1NJMl9ERVRFQ1RfREJHMF9QT1NJVElPTl9TWU5DX0xBTkUwX1NUX1NISUZU IDMKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0RFVEVDVF9EQkcwX1BPU0lUSU9OX1NZTkNfTEFO RTBfU1RfTUFTSyAoMHhmIDw8IDMpCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9ERVRFQ1RfREJH MF9QT1NJVElPTl9FU0NBUEVfTEFORTBfU1RfU0hJRlQgNwo+PiArI2RlZmluZSBTRU5JTkYzX0NT STJfREVURUNUX0RCRzBfUE9TSVRJT05fRVNDQVBFX0xBTkUwX1NUX01BU0sgKDB4ZiA8PCA3KQo+ PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfREVURUNUX0RCRzBfREVURUNUX1NZTkNfTEFORTFfU1Rf U0hJRlQgMTIKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0RFVEVDVF9EQkcwX0RFVEVDVF9TWU5D X0xBTkUxX1NUX01BU0sgKDB4MSA8PCAxMikKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0RFVEVD VF9EQkcwX0RFVEVDVF9FU0NBUEVfTEFORTFfU1RfU0hJRlQgMTMKPj4gKyNkZWZpbmUgU0VOSU5G M19DU0kyX0RFVEVDVF9EQkcwX0RFVEVDVF9FU0NBUEVfTEFORTFfU1RfTUFTSyAoMHgxIDw8IDEz KQo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfREVURUNUX0RCRzBfREVURUNUX1BPU1RfTEFORTFf U1RfU0hJRlQgMTQKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0RFVEVDVF9EQkcwX0RFVEVDVF9Q T1NUX0xBTkUxX1NUX01BU0sgKDB4MSA8PCAxNCkKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0RF VEVDVF9EQkcwX1BPU0lUSU9OX1NZTkNfTEFORTFfU1RfU0hJRlQgMTUKPj4gKyNkZWZpbmUgU0VO SU5GM19DU0kyX0RFVEVDVF9EQkcwX1BPU0lUSU9OX1NZTkNfTEFORTFfU1RfTUFTSyAoMHhmIDw8 IDE1KQo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfREVURUNUX0RCRzBfUE9TSVRJT05fRVNDQVBF X0xBTkUxX1NUX1NISUZUIDE5Cj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9ERVRFQ1RfREJHMF9Q T1NJVElPTl9FU0NBUEVfTEFORTFfU1RfTUFTSyAoMHhmIDw8IDE5KQo+PiArI2RlZmluZSBTRU5J TkYzX0NTSTJfREVURUNUX0RCRzBfREVURUNUX1NZTkNfTEFORTJfU1RfU0hJRlQgMjQKPj4gKyNk ZWZpbmUgU0VOSU5GM19DU0kyX0RFVEVDVF9EQkcwX0RFVEVDVF9TWU5DX0xBTkUyX1NUX01BU0sg KDB4MSA8PCAyNCkKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0RFVEVDVF9EQkcwX0RFVEVDVF9F U0NBUEVfTEFORTJfU1RfU0hJRlQgMjUKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0RFVEVDVF9E QkcwX0RFVEVDVF9FU0NBUEVfTEFORTJfU1RfTUFTSyAoMHgxIDw8IDI1KQo+PiArI2RlZmluZSBT RU5JTkYzX0NTSTJfREVURUNUX0RCRzBfREVURUNUX1BPU1RfTEFORTJfU1RfU0hJRlQgMjYKPj4g KyNkZWZpbmUgU0VOSU5GM19DU0kyX0RFVEVDVF9EQkcwX0RFVEVDVF9QT1NUX0xBTkUyX1NUX01B U0sgKDB4MSA8PCAyNikKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0RFVEVDVF9EQkcwX1BPU0lU SU9OX1NZTkNfTEFORTJfU1RfU0hJRlQgMjcKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0RFVEVD VF9EQkcwX1BPU0lUSU9OX1NZTkNfTEFORTJfU1RfTUFTSyAoMHhmIDw8IDI3KQo+PiArI2RlZmlu ZSBTRU5JTkYzX0NTSTJfREVURUNUX0RCRzEgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg MHgyQTcwCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9ERVRFQ1RfREJHMV9QT1NJVElPTl9FU0NB UEVfTEFORTJfU1RfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfREVURUNUX0RCRzFf UE9TSVRJT05fRVNDQVBFX0xBTkUyX1NUX01BU0sgKDB4ZiA8PCAwKQo+PiArI2RlZmluZSBTRU5J TkYzX0NTSTJfUkVTWU5DX01FUkdFX0NUTCAgICAgICAgICAgICAgICAgICAgICAgICAgMHgyQTc0 Cj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9SRVNZTkNfTUVSR0VfQ1RMX0NQSFlfTEFORV9SRVNZ TkNfQ05UX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX1JFU1lOQ19NRVJHRV9DVExf Q1BIWV9MQU5FX1JFU1lOQ19DTlRfTUFTSyAoMHg3IDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjNf Q1NJMl9SRVNZTkNfTUVSR0VfQ1RMX0xBTkVfUkVTWU5DX0ZMVVNIX0VOX1NISUZUIDgKPj4gKyNk ZWZpbmUgU0VOSU5GM19DU0kyX1JFU1lOQ19NRVJHRV9DVExfTEFORV9SRVNZTkNfRkxVU0hfRU5f TUFTSyAoMHgxIDw8IDgpCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9SRVNZTkNfTUVSR0VfQ1RM X0xBTkVfUkVTWU5DX0RBVEFPVVRfT1BUSU9OX1NISUZUIDkKPj4gKyNkZWZpbmUgU0VOSU5GM19D U0kyX1JFU1lOQ19NRVJHRV9DVExfTEFORV9SRVNZTkNfREFUQU9VVF9PUFRJT05fTUFTSyAoMHgx IDw8IDkpCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9SRVNZTkNfTUVSR0VfQ1RMX0JZUEFTU19M QU5FX1JFU1lOQ19TSElGVCAxMAo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfUkVTWU5DX01FUkdF X0NUTF9CWVBBU1NfTEFORV9SRVNZTkNfTUFTSyAoMHgxIDw8IDEwKQo+PiArI2RlZmluZSBTRU5J TkYzX0NTSTJfUkVTWU5DX01FUkdFX0NUTF9DRFBIWV9TRUxfU0hJRlQgMTEKPj4gKyNkZWZpbmUg U0VOSU5GM19DU0kyX1JFU1lOQ19NRVJHRV9DVExfQ0RQSFlfU0VMX01BU0sgKDB4MSA8PCAxMSkK Pj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0NUUkxfVFJJT19NVVggICAgICAgICAgICAgICAgICAg ICAgICAgICAgIDB4MkE3OAo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfQ1RSTF9UUklPX01VWF9U UklPMF9NVVhfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfQ1RSTF9UUklPX01VWF9U UklPMF9NVVhfTUFTSyAoMHg3IDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9DVFJMX1RS SU9fTVVYX1RSSU8xX01VWF9TSElGVCAzCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9DVFJMX1RS SU9fTVVYX1RSSU8xX01VWF9NQVNLICgweDcgPDwgMykKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0ky X0NUUkxfVFJJT19NVVhfVFJJTzJfTVVYX1NISUZUIDYKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0ky X0NUUkxfVFJJT19NVVhfVFJJTzJfTVVYX01BU0sgKDB4NyA8PCA2KQo+PiArI2RlZmluZSBTRU5J TkYzX0NTSTJfQ1RSTF9UUklPX01VWF9UUklPM19NVVhfU0hJRlQgOQo+PiArI2RlZmluZSBTRU5J TkYzX0NTSTJfQ1RSTF9UUklPX01VWF9UUklPM19NVVhfTUFTSyAoMHg3IDw8IDkpCj4+ICsjZGVm aW5lIFNFTklORjNfQ1NJMl9DVFJMX1RSSU9fQ09OICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAweDJBN0MKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0NUUkxfVFJJT19DT05fVFJJTzBfTFBS WF9FTl9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9DVFJMX1RSSU9fQ09OX1RSSU8w X0xQUlhfRU5fTUFTSyAoMHgxIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9DVFJMX1RS SU9fQ09OX1RSSU8wX0hTUlhfRU5fU0hJRlQgMQo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfQ1RS TF9UUklPX0NPTl9UUklPMF9IU1JYX0VOX01BU0sgKDB4MSA8PCAxKQo+PiArI2RlZmluZSBTRU5J TkYzX0NTSTJfQ1RSTF9UUklPX0NPTl9UUklPMV9MUFJYX0VOX1NISUZUIDIKPj4gKyNkZWZpbmUg U0VOSU5GM19DU0kyX0NUUkxfVFJJT19DT05fVFJJTzFfTFBSWF9FTl9NQVNLICgweDEgPDwgMikK Pj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0NUUkxfVFJJT19DT05fVFJJTzFfSFNSWF9FTl9TSElG VCAzCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9DVFJMX1RSSU9fQ09OX1RSSU8xX0hTUlhfRU5f TUFTSyAoMHgxIDw8IDMpCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9DVFJMX1RSSU9fQ09OX1RS SU8yX0xQUlhfRU5fU0hJRlQgNAo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfQ1RSTF9UUklPX0NP Tl9UUklPMl9MUFJYX0VOX01BU0sgKDB4MSA8PCA0KQo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJf Q1RSTF9UUklPX0NPTl9UUklPMl9IU1JYX0VOX1NISUZUIDUKPj4gKyNkZWZpbmUgU0VOSU5GM19D U0kyX0NUUkxfVFJJT19DT05fVFJJTzJfSFNSWF9FTl9NQVNLICgweDEgPDwgNSkKPj4gKyNkZWZp bmUgU0VOSU5GM19DU0kyX0NUUkxfVFJJT19DT05fVFJJTzNfTFBSWF9FTl9TSElGVCA2Cj4+ICsj ZGVmaW5lIFNFTklORjNfQ1NJMl9DVFJMX1RSSU9fQ09OX1RSSU8zX0xQUlhfRU5fTUFTSyAoMHgx IDw8IDYpCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9DVFJMX1RSSU9fQ09OX1RSSU8zX0hTUlhf RU5fU0hJRlQgNwo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfQ1RSTF9UUklPX0NPTl9UUklPM19I U1JYX0VOX01BU0sgKDB4MSA8PCA3KQo+PiArI2RlZmluZSBTRU5JTkYzX0ZJWF9BRERSX0NQSFkw X0RCRyAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgyQTgwCj4+ICsjZGVmaW5lIFNFTklO RjNfRklYX0FERFJfQ1BIWTBfREJHX0VSUk9SX0NPVU5UX0NQSFkwX1NISUZUIDE2Cj4+ICsjZGVm aW5lIFNFTklORjNfRklYX0FERFJfQ1BIWTBfREJHX0VSUk9SX0NPVU5UX0NQSFkwX01BU0sgKDB4 ZmYgPDwgMTYpCj4+ICsjZGVmaW5lIFNFTklORjNfRklYX0FERFJfQ1BIWTBfREJHX1dPUkRfQ09V TlRfT1ZFUl9GTE9BVF9DUEhZMF9TSElGVCAyNAo+PiArI2RlZmluZSBTRU5JTkYzX0ZJWF9BRERS X0NQSFkwX0RCR19XT1JEX0NPVU5UX09WRVJfRkxPQVRfQ1BIWTBfTUFTSyAoMHgxIDw8IDI0KQo+ PiArI2RlZmluZSBTRU5JTkYzX0ZJWF9BRERSX0NQSFkxX0RCRyAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgMHgyQTg0Cj4+ICsjZGVmaW5lIFNFTklORjNfRklYX0FERFJfQ1BIWTFfREJHX0VS Uk9SX0NPVU5UX0NQSFkxX1NISUZUIDE2Cj4+ICsjZGVmaW5lIFNFTklORjNfRklYX0FERFJfQ1BI WTFfREJHX0VSUk9SX0NPVU5UX0NQSFkxX01BU0sgKDB4ZmYgPDwgMTYpCj4+ICsjZGVmaW5lIFNF TklORjNfRklYX0FERFJfQ1BIWTFfREJHX1dPUkRfQ09VTlRfT1ZFUl9GTE9BVF9DUEhZMV9TSElG VCAyNAo+PiArI2RlZmluZSBTRU5JTkYzX0ZJWF9BRERSX0NQSFkxX0RCR19XT1JEX0NPVU5UX09W RVJfRkxPQVRfQ1BIWTFfTUFTSyAoMHgxIDw8IDI0KQo+PiArI2RlZmluZSBTRU5JTkYzX0ZJWF9B RERSX0NQSFkyX0RCRyAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgyQTg4Cj4+ICsjZGVm aW5lIFNFTklORjNfRklYX0FERFJfQ1BIWTJfREJHX0VSUk9SX0NPVU5UX0NQSFkyX1NISUZUIDE2 Cj4+ICsjZGVmaW5lIFNFTklORjNfRklYX0FERFJfQ1BIWTJfREJHX0VSUk9SX0NPVU5UX0NQSFky X01BU0sgKDB4ZmYgPDwgMTYpCj4+ICsjZGVmaW5lIFNFTklORjNfRklYX0FERFJfQ1BIWTJfREJH X1dPUkRfQ09VTlRfT1ZFUl9GTE9BVF9DUEhZMl9TSElGVCAyNAo+PiArI2RlZmluZSBTRU5JTkYz X0ZJWF9BRERSX0NQSFkyX0RCR19XT1JEX0NPVU5UX09WRVJfRkxPQVRfQ1BIWTJfTUFTSyAoMHgx IDw8IDI0KQo+PiArI2RlZmluZSBTRU5JTkYzX0ZJWF9BRERSX0RCRyAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgMHgyQThDCj4+ICsjZGVmaW5lIFNFTklORjNfRklYX0FERFJfREJH X0VSUk9SX0NPVU5UX1NISUZUIDE2Cj4+ICsjZGVmaW5lIFNFTklORjNfRklYX0FERFJfREJHX0VS Uk9SX0NPVU5UX01BU0sgICgweGZmIDw8IDE2KQo+PiArI2RlZmluZSBTRU5JTkYzX0ZJWF9BRERS X0RCR19XT1JEX0NPVU5UX09WRVJfRkxPQVRfU0hJRlQgMjQKPj4gKyNkZWZpbmUgU0VOSU5GM19G SVhfQUREUl9EQkdfV09SRF9DT1VOVF9PVkVSX0ZMT0FUX01BU0sgKDB4MSA8PCAyNCkKPj4gKyNk ZWZpbmUgU0VOSU5GM19XSVJFX1NUQVRFX0RFQ09ERV9DUEhZMF9EQkcwICAgICAgICAgICAgICAg ICAgIDB4MkE5MAo+PiArI2RlZmluZSBTRU5JTkYzX1dJUkVfU1RBVEVfREVDT0RFX0NQSFkwX0RC RzBfU1lNQk9MX1NUUkVBTTBfQ1BIWTBfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkYzX1dJUkVf U1RBVEVfREVDT0RFX0NQSFkwX0RCRzBfU1lNQk9MX1NUUkVBTTBfQ1BIWTBfTUFTSyBcCj4+ICso MHhmZmZmZmZmZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkYzX1dJUkVfU1RBVEVfREVDT0RFX0NQ SFkwX0RCRzEgICAgICAgICAgICAgICAgICAgMHgyQTk0Cj4+ICsjZGVmaW5lIFNFTklORjNfV0lS RV9TVEFURV9ERUNPREVfQ1BIWTBfREJHMV9TWU1CT0xfU1RSRUFNMV9DUEhZMF9TSElGVCAwCj4+ ICsjZGVmaW5lIFNFTklORjNfV0lSRV9TVEFURV9ERUNPREVfQ1BIWTBfREJHMV9TWU1CT0xfU1RS RUFNMV9DUEhZMF9NQVNLIFwKPj4gKygweDNmZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkYzX1dJ UkVfU1RBVEVfREVDT0RFX0NQSFkwX0RCRzFfU1lNQk9MX1NUUkVBTV9WQUxJRF9DUEhZMF9TSElG VCAxMAo+PiArI2RlZmluZSBTRU5JTkYzX1dJUkVfU1RBVEVfREVDT0RFX0NQSFkwX0RCRzFfU1lN Qk9MX1NUUkVBTV9WQUxJRF9DUEhZMF9NQVNLIFwKPj4gKygweDEgPDwgMTApCj4+ICsjZGVmaW5l IFNFTklORjNfV0lSRV9TVEFURV9ERUNPREVfQ1BIWTFfREJHMCAgICAgICAgICAgICAgICAgICAw eDJBOTgKPj4gKyNkZWZpbmUgU0VOSU5GM19XSVJFX1NUQVRFX0RFQ09ERV9DUEhZMV9EQkcwX1NZ TUJPTF9TVFJFQU0wX0NQSFkxX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GM19XSVJFX1NUQVRF X0RFQ09ERV9DUEhZMV9EQkcwX1NZTUJPTF9TVFJFQU0wX0NQSFkxX01BU0sgXAo+PiArKDB4ZmZm ZmZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GM19XSVJFX1NUQVRFX0RFQ09ERV9DUEhZMV9E QkcxICAgICAgICAgICAgICAgICAgIDB4MkE5Qwo+PiArI2RlZmluZSBTRU5JTkYzX1dJUkVfU1RB VEVfREVDT0RFX0NQSFkxX0RCRzFfU1lNQk9MX1NUUkVBTTFfQ1BIWTFfU0hJRlQgMAo+PiArI2Rl ZmluZSBTRU5JTkYzX1dJUkVfU1RBVEVfREVDT0RFX0NQSFkxX0RCRzFfU1lNQk9MX1NUUkVBTTFf Q1BIWTFfTUFTSyBcCj4+ICsoMHgzZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GM19XSVJFX1NU QVRFX0RFQ09ERV9DUEhZMV9EQkcxX1NZTUJPTF9TVFJFQU1fVkFMSURfQ1BIWTFfU0hJRlQgMTAK Pj4gKyNkZWZpbmUgU0VOSU5GM19XSVJFX1NUQVRFX0RFQ09ERV9DUEhZMV9EQkcxX1NZTUJPTF9T VFJFQU1fVkFMSURfQ1BIWTFfTUFTSyBcCj4+ICsoMHgxIDw8IDEwKQo+PiArI2RlZmluZSBTRU5J TkYzX1dJUkVfU1RBVEVfREVDT0RFX0NQSFkyX0RCRzAgICAgICAgICAgICAgICAgICAgMHgyQUEw Cj4+ICsjZGVmaW5lIFNFTklORjNfV0lSRV9TVEFURV9ERUNPREVfQ1BIWTJfREJHMF9TWU1CT0xf U1RSRUFNMF9DUEhZMl9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjNfV0lSRV9TVEFURV9ERUNP REVfQ1BIWTJfREJHMF9TWU1CT0xfU1RSRUFNMF9DUEhZMl9NQVNLIFwKPj4gKygweGZmZmZmZmZm IDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjNfV0lSRV9TVEFURV9ERUNPREVfQ1BIWTJfREJHMSAg ICAgICAgICAgICAgICAgICAweDJBQTQKPj4gKyNkZWZpbmUgU0VOSU5GM19XSVJFX1NUQVRFX0RF Q09ERV9DUEhZMl9EQkcxX1NZTUJPTF9TVFJFQU0xX0NQSFkyX1NISUZUIDAKPj4gKyNkZWZpbmUg U0VOSU5GM19XSVJFX1NUQVRFX0RFQ09ERV9DUEhZMl9EQkcxX1NZTUJPTF9TVFJFQU0xX0NQSFky X01BU0sgXAo+PiArKDB4M2ZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjNfV0lSRV9TVEFURV9E RUNPREVfQ1BIWTJfREJHMV9TWU1CT0xfU1RSRUFNX1ZBTElEX0NQSFkyX1NISUZUIDEwCj4+ICsj ZGVmaW5lIFNFTklORjNfV0lSRV9TVEFURV9ERUNPREVfQ1BIWTJfREJHMV9TWU1CT0xfU1RSRUFN X1ZBTElEX0NQSFkyX01BU0sgXAo+PiArKDB4MSA8PCAxMCkKPj4gKyNkZWZpbmUgU0VOSU5GM19T WU5DX1JFU1lOQ19DVEwgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MkFBOAo+PiAr I2RlZmluZSBTRU5JTkYzX1NZTkNfUkVTWU5DX0NUTF9TWU5DX0RFVEVDVElPTl9TRUxfU0hJRlQg MAo+PiArI2RlZmluZSBTRU5JTkYzX1NZTkNfUkVTWU5DX0NUTF9TWU5DX0RFVEVDVElPTl9TRUxf TUFTSyAoMHg3IDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjNfU1lOQ19SRVNZTkNfQ1RMX0ZMVVNI X1ZBTElEX1NISUZUIDMKPj4gKyNkZWZpbmUgU0VOSU5GM19TWU5DX1JFU1lOQ19DVExfRkxVU0hf VkFMSURfTUFTSyAoMHgxIDw8IDMpCj4+ICsjZGVmaW5lIFNFTklORjNfUE9TVF9ERVRFQ1RfQ1RM ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDJBQUMKPj4gKyNkZWZpbmUgU0VOSU5G M19QT1NUX0RFVEVDVF9DVExfUE9TVF9ERVRFQ1RfRElTQUJMRV9TSElGVCAwCj4+ICsjZGVmaW5l IFNFTklORjNfUE9TVF9ERVRFQ1RfQ1RMX1BPU1RfREVURUNUX0RJU0FCTEVfTUFTSyAoMHgxIDw8 IDApCj4+ICsjZGVmaW5lIFNFTklORjNfUE9TVF9ERVRFQ1RfQ1RMX1BPU1RfRU5fU0hJRlQgIDEK Pj4gKyNkZWZpbmUgU0VOSU5GM19QT1NUX0RFVEVDVF9DVExfUE9TVF9FTl9NQVNLICAgKDB4MSA8 PCAxKQo+PiArI2RlZmluZSBTRU5JTkYzX1dJUkVfU1RBVEVfREVDT0RFX0NPTkZJRyAgICAgICAg ICAgICAgICAgICAgICAgMHgyQUIwCj4+ICsjZGVmaW5lIFNFTklORjNfV0lSRV9TVEFURV9ERUNP REVfQ09ORklHX0lOSVRfU1RBVEVfREVDT0RFX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GM19X SVJFX1NUQVRFX0RFQ09ERV9DT05GSUdfSU5JVF9TVEFURV9ERUNPREVfTUFTSyAoMHg3IDw8IDAp Cj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9DUEhZX0xOUkRfRlNNICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAweDJBQjQKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0NQSFlfTE5SRF9GU01f VFJJTzBfUlhfRlNNX1NISUZUIDgKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0NQSFlfTE5SRF9G U01fVFJJTzBfUlhfRlNNX01BU0sgKDB4N2YgPDwgOCkKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0ky X0NQSFlfTE5SRF9GU01fVFJJTzFfUlhfRlNNX1NISUZUIDE2Cj4+ICsjZGVmaW5lIFNFTklORjNf Q1NJMl9DUEhZX0xOUkRfRlNNX1RSSU8xX1JYX0ZTTV9NQVNLICgweDdmIDw8IDE2KQo+PiArI2Rl ZmluZSBTRU5JTkYzX0NTSTJfQ1BIWV9MTlJEX0ZTTV9UUklPMl9SWF9GU01fU0hJRlQgMjQKPj4g KyNkZWZpbmUgU0VOSU5GM19DU0kyX0NQSFlfTE5SRF9GU01fVFJJTzJfUlhfRlNNX01BU0sgKDB4 N2YgPDwgMjQpCj4+ICsjZGVmaW5lIFNFTklORjNfRklYX0FERFJfQ1BIWTBfREJHMCAgICAgICAg ICAgICAgICAgICAgICAgICAgICAweDJBQjgKPj4gKyNkZWZpbmUgU0VOSU5GM19GSVhfQUREUl9D UEhZMF9EQkcwX1dPUkRfQ09VTlRfQ1BIWTBfREJHMF9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklO RjNfRklYX0FERFJfQ1BIWTBfREJHMF9XT1JEX0NPVU5UX0NQSFkwX0RCRzBfTUFTSyBcCj4+ICso MHhmZmZmZmZmZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkYzX0ZJWF9BRERSX0NQSFkwX0RCRzEg ICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgyQUJDCj4+ICsjZGVmaW5lIFNFTklORjNfRklY X0FERFJfQ1BIWTBfREJHMV9XT1JEX0NPVU5UX0NQSFkwX0RCRzFfU0hJRlQgMAo+PiArI2RlZmlu ZSBTRU5JTkYzX0ZJWF9BRERSX0NQSFkwX0RCRzFfV09SRF9DT1VOVF9DUEhZMF9EQkcxX01BU0sg KDB4ZmZmZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkYzX0ZJWF9BRERSX0NQSFkwX0RCRzFfRVJS T1JfUkVDT1JEX0NQSFkwX0RCRzBfU0hJRlQgMTYKPj4gKyNkZWZpbmUgU0VOSU5GM19GSVhfQURE Ul9DUEhZMF9EQkcxX0VSUk9SX1JFQ09SRF9DUEhZMF9EQkcwX01BU0sgKDB4ZmZmZiA8PCAxNikK Pj4gKyNkZWZpbmUgU0VOSU5GM19GSVhfQUREUl9DUEhZMF9EQkcyICAgICAgICAgICAgICAgICAg ICAgICAgICAgIDB4MkFDMAo+PiArI2RlZmluZSBTRU5JTkYzX0ZJWF9BRERSX0NQSFkwX0RCRzJf RVJST1JfUkVDT1JEX0NQSFkwX0RCRzFfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkYzX0ZJWF9B RERSX0NQSFkwX0RCRzJfRVJST1JfUkVDT1JEX0NQSFkwX0RCRzFfTUFTSyBcCj4+ICsoMHhmZmZm ZmZmZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkYzX0ZJWF9BRERSX0NQSFkxX0RCRzAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgMHgyQUM0Cj4+ICsjZGVmaW5lIFNFTklORjNfRklYX0FERFJf Q1BIWTFfREJHMF9XT1JEX0NPVU5UX0NQSFkxX0RCRzBfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5J TkYzX0ZJWF9BRERSX0NQSFkxX0RCRzBfV09SRF9DT1VOVF9DUEhZMV9EQkcwX01BU0sgXAo+PiAr KDB4ZmZmZmZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GM19GSVhfQUREUl9DUEhZMV9EQkcx ICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MkFDOAo+PiArI2RlZmluZSBTRU5JTkYzX0ZJ WF9BRERSX0NQSFkxX0RCRzFfV09SRF9DT1VOVF9DUEhZMV9EQkcxX1NISUZUIDAKPj4gKyNkZWZp bmUgU0VOSU5GM19GSVhfQUREUl9DUEhZMV9EQkcxX1dPUkRfQ09VTlRfQ1BIWTFfREJHMV9NQVNL ICgweGZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GM19GSVhfQUREUl9DUEhZMV9EQkcxX0VS Uk9SX1JFQ09SRF9DUEhZMV9EQkcwX1NISUZUIDE2Cj4+ICsjZGVmaW5lIFNFTklORjNfRklYX0FE RFJfQ1BIWTFfREJHMV9FUlJPUl9SRUNPUkRfQ1BIWTFfREJHMF9NQVNLICgweGZmZmYgPDwgMTYp Cj4+ICsjZGVmaW5lIFNFTklORjNfRklYX0FERFJfQ1BIWTFfREJHMiAgICAgICAgICAgICAgICAg ICAgICAgICAgICAweDJBQ0MKPj4gKyNkZWZpbmUgU0VOSU5GM19GSVhfQUREUl9DUEhZMV9EQkcy X0VSUk9SX1JFQ09SRF9DUEhZMV9EQkcxX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GM19GSVhf QUREUl9DUEhZMV9EQkcyX0VSUk9SX1JFQ09SRF9DUEhZMV9EQkcxX01BU0sgXAo+PiArKDB4ZmZm ZmZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GM19GSVhfQUREUl9DUEhZMl9EQkcwICAgICAg ICAgICAgICAgICAgICAgICAgICAgIDB4MkFEMAo+PiArI2RlZmluZSBTRU5JTkYzX0ZJWF9BRERS X0NQSFkyX0RCRzBfV09SRF9DT1VOVF9DUEhZMl9EQkcwX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VO SU5GM19GSVhfQUREUl9DUEhZMl9EQkcwX1dPUkRfQ09VTlRfQ1BIWTJfREJHMF9NQVNLIFwKPj4g KygweGZmZmZmZmZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjNfRklYX0FERFJfQ1BIWTJfREJH MSAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDJBRDQKPj4gKyNkZWZpbmUgU0VOSU5GM19G SVhfQUREUl9DUEhZMl9EQkcxX1dPUkRfQ09VTlRfQ1BIWTJfREJHMV9TSElGVCAwCj4+ICsjZGVm aW5lIFNFTklORjNfRklYX0FERFJfQ1BIWTJfREJHMV9XT1JEX0NPVU5UX0NQSFkyX0RCRzFfTUFT SyAoMHhmZmZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjNfRklYX0FERFJfQ1BIWTJfREJHMV9F UlJPUl9SRUNPUkRfQ1BIWTJfREJHMF9TSElGVCAxNgo+PiArI2RlZmluZSBTRU5JTkYzX0ZJWF9B RERSX0NQSFkyX0RCRzFfRVJST1JfUkVDT1JEX0NQSFkyX0RCRzBfTUFTSyBcCj4+ICsoMHhmZmZm IDw8IDE2KQo+PiArI2RlZmluZSBTRU5JTkYzX0ZJWF9BRERSX0NQSFkyX0RCRzIgICAgICAgICAg ICAgICAgICAgICAgICAgICAgMHgyQUQ4Cj4+ICsjZGVmaW5lIFNFTklORjNfRklYX0FERFJfQ1BI WTJfREJHMl9FUlJPUl9SRUNPUkRfQ1BIWTJfREJHMV9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklO RjNfRklYX0FERFJfQ1BIWTJfREJHMl9FUlJPUl9SRUNPUkRfQ1BIWTJfREJHMV9NQVNLIFwKPj4g KygweGZmZmZmZmZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjNfRklYX0FERFJfREJHMCAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDJBREMKPj4gKyNkZWZpbmUgU0VOSU5GM19G SVhfQUREUl9EQkcwX1dPUkRfQ09VTlRfREJHMF9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjNf RklYX0FERFJfREJHMF9XT1JEX0NPVU5UX0RCRzBfTUFTSyAoMHhmZmZmZmZmZiA8PCAwKQo+PiAr I2RlZmluZSBTRU5JTkYzX0ZJWF9BRERSX0RCRzEgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgMHgyQUUwCj4+ICsjZGVmaW5lIFNFTklORjNfRklYX0FERFJfREJHMV9XT1JEX0NPVU5U X0RCRzFfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkYzX0ZJWF9BRERSX0RCRzFfV09SRF9DT1VO VF9EQkcxX01BU0sgKDB4ZmZmZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkYzX0ZJWF9BRERSX0RC RzFfRVJST1JfUkVDT1JEX0RCRzBfU0hJRlQgMTYKPj4gKyNkZWZpbmUgU0VOSU5GM19GSVhfQURE Ul9EQkcxX0VSUk9SX1JFQ09SRF9EQkcwX01BU0sgKDB4ZmZmZiA8PCAxNikKPj4gKyNkZWZpbmUg U0VOSU5GM19GSVhfQUREUl9EQkcyICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4 MkFFNAo+PiArI2RlZmluZSBTRU5JTkYzX0ZJWF9BRERSX0RCRzJfRVJST1JfUkVDT1JEX0RCRzFf U0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkYzX0ZJWF9BRERSX0RCRzJfRVJST1JfUkVDT1JEX0RC RzFfTUFTSyAoMHhmZmZmZmZmZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfTU9ERSAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgyQUU4Cj4+ICsjZGVmaW5lIFNF TklORjNfQ1NJMl9NT0RFX0NTUl9DU0kyX01PREVfU0hJRlQgIDAKPj4gKyNkZWZpbmUgU0VOSU5G M19DU0kyX01PREVfQ1NSX0NTSTJfTU9ERV9NQVNLICAgKDB4ZmYgPDwgMCkKPj4gKyNkZWZpbmUg U0VOSU5GM19DU0kyX01PREVfQ1NSX0NTSTJfSEVBREVSX0xFTl9TSElGVCA4Cj4+ICsjZGVmaW5l IFNFTklORjNfQ1NJMl9NT0RFX0NTUl9DU0kyX0hFQURFUl9MRU5fTUFTSyAoMHg3IDw8IDgpCj4+ ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9NT0RFX0NTUl9DUEhZX0RJX1BPU19TSElGVCAxNgo+PiAr I2RlZmluZSBTRU5JTkYzX0NTSTJfTU9ERV9DU1JfQ1BIWV9ESV9QT1NfTUFTSyAoMHhmZiA8PCAx NikKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX01PREVfQ1NSX0NQSFlfV0NfUE9TX1NISUZUIDI0 Cj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9NT0RFX0NTUl9DUEhZX1dDX1BPU19NQVNLICgweGZm IDw8IDI0KQo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfRElfRVhUICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgMHgyQUYwCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9ESV9FWFRf VkM0X1NISUZUICAgICAgICAgIDAKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0RJX0VYVF9WQzRf TUFTSyAgICAgICAgICAgKDB4MyA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfRElfRVhU X0RUNF9TSElGVCAgICAgICAgICAyCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9ESV9FWFRfRFQ0 X01BU0sgICAgICAgICAgICgweDNmIDw8IDIpCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9ESV9F WFRfVkM1X1NISUZUICAgICAgICAgIDgKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0RJX0VYVF9W QzVfTUFTSyAgICAgICAgICAgKDB4MyA8PCA4KQo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfRElf RVhUX0RUNV9TSElGVCAgICAgICAgICAxMAo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfRElfRVhU X0RUNV9NQVNLICAgICAgICAgICAoMHgzZiA8PCAxMCkKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0ky X0RJX0NUUkxfRVhUICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MkFGNAo+PiArI2Rl ZmluZSBTRU5JTkYzX0NTSTJfRElfQ1RSTF9FWFRfVkM0X0lOVEVSTEVBVklOR19TSElGVCAwCj4+ ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9ESV9DVFJMX0VYVF9WQzRfSU5URVJMRUFWSU5HX01BU0sg KDB4MSA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfRElfQ1RSTF9FWFRfRFQ0X0lOVEVS TEVBVklOR19TSElGVCAxCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9ESV9DVFJMX0VYVF9EVDRf SU5URVJMRUFWSU5HX01BU0sgKDB4MyA8PCAxKQo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfRElf Q1RSTF9FWFRfVkM1X0lOVEVSTEVBVklOR19TSElGVCA4Cj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJ Ml9ESV9DVFJMX0VYVF9WQzVfSU5URVJMRUFWSU5HX01BU0sgKDB4MSA8PCA4KQo+PiArI2RlZmlu ZSBTRU5JTkYzX0NTSTJfRElfQ1RSTF9FWFRfRFQ1X0lOVEVSTEVBVklOR19TSElGVCA5Cj4+ICsj ZGVmaW5lIFNFTklORjNfQ1NJMl9ESV9DVFJMX0VYVF9EVDVfSU5URVJMRUFWSU5HX01BU0sgKDB4 MyA8PCA5KQo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfQ1BIWV9MT09QQkFDSyAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgMHgyQUY4Cj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9DUEhZX0xP T1BCQUNLX1RSSUdHRVJfU1lOQ19JTklUX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0ky X0NQSFlfTE9PUEJBQ0tfVFJJR0dFUl9TWU5DX0lOSVRfTUFTSyAoMHgxIDw8IDApCj4+ICsjZGVm aW5lIFNFTklORjNfQ1NJMl9DUEhZX0xPT1BCQUNLX1JFTEVBU0VfU1lOQ19JTklUX1NISUZUIDEK Pj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0NQSFlfTE9PUEJBQ0tfUkVMRUFTRV9TWU5DX0lOSVRf TUFTSyAoMHgxIDw8IDEpCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9QUk9HU0VRXzAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAweDJCMDAKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0ky X1BST0dTRVFfMF9QUk9HU0VRX1MwX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX1BS T0dTRVFfMF9QUk9HU0VRX1MwX01BU0sgKDB4NyA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkYzX0NT STJfUFJPR1NFUV8wX1BST0dTRVFfUzFfU0hJRlQgNAo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJf UFJPR1NFUV8wX1BST0dTRVFfUzFfTUFTSyAoMHg3IDw8IDQpCj4+ICsjZGVmaW5lIFNFTklORjNf Q1NJMl9QUk9HU0VRXzBfUFJPR1NFUV9TMl9TSElGVCA4Cj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJ Ml9QUk9HU0VRXzBfUFJPR1NFUV9TMl9NQVNLICgweDcgPDwgOCkKPj4gKyNkZWZpbmUgU0VOSU5G M19DU0kyX1BST0dTRVFfMF9QUk9HU0VRX1MzX1NISUZUIDEyCj4+ICsjZGVmaW5lIFNFTklORjNf Q1NJMl9QUk9HU0VRXzBfUFJPR1NFUV9TM19NQVNLICgweDcgPDwgMTIpCj4+ICsjZGVmaW5lIFNF TklORjNfQ1NJMl9QUk9HU0VRXzBfUFJPR1NFUV9TNF9TSElGVCAxNgo+PiArI2RlZmluZSBTRU5J TkYzX0NTSTJfUFJPR1NFUV8wX1BST0dTRVFfUzRfTUFTSyAoMHg3IDw8IDE2KQo+PiArI2RlZmlu ZSBTRU5JTkYzX0NTSTJfUFJPR1NFUV8wX1BST0dTRVFfUzVfU0hJRlQgMjAKPj4gKyNkZWZpbmUg U0VOSU5GM19DU0kyX1BST0dTRVFfMF9QUk9HU0VRX1M1X01BU0sgKDB4NyA8PCAyMCkKPj4gKyNk ZWZpbmUgU0VOSU5GM19DU0kyX1BST0dTRVFfMF9QUk9HU0VRX1M2X1NISUZUIDI0Cj4+ICsjZGVm aW5lIFNFTklORjNfQ1NJMl9QUk9HU0VRXzBfUFJPR1NFUV9TNl9NQVNLICgweDcgPDwgMjQpCj4+ ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9QUk9HU0VRXzBfUFJPR1NFUV9TN19TSElGVCAyOAo+PiAr I2RlZmluZSBTRU5JTkYzX0NTSTJfUFJPR1NFUV8wX1BST0dTRVFfUzdfTUFTSyAoMHg3IDw8IDI4 KQo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfUFJPR1NFUV8xICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgMHgyQjA0Cj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9QUk9HU0VRXzFfUFJP R1NFUV9TOF9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9QUk9HU0VRXzFfUFJPR1NF UV9TOF9NQVNLICgweDcgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX1BST0dTRVFfMV9Q Uk9HU0VRX1M5X1NISUZUIDQKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX1BST0dTRVFfMV9QUk9H U0VRX1M5X01BU0sgKDB4NyA8PCA0KQo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfUFJPR1NFUV8x X1BST0dTRVFfUzEwX1NISUZUIDgKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX1BST0dTRVFfMV9Q Uk9HU0VRX1MxMF9NQVNLICgweDcgPDwgOCkKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX1BST0dT RVFfMV9QUk9HU0VRX1MxMV9TSElGVCAxMgo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfUFJPR1NF UV8xX1BST0dTRVFfUzExX01BU0sgKDB4NyA8PCAxMikKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0ky X1BST0dTRVFfMV9QUk9HU0VRX1MxMl9TSElGVCAxNgo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJf UFJPR1NFUV8xX1BST0dTRVFfUzEyX01BU0sgKDB4NyA8PCAxNikKPj4gKyNkZWZpbmUgU0VOSU5G M19DU0kyX1BST0dTRVFfMV9QUk9HU0VRX1MxM19TSElGVCAyMAo+PiArI2RlZmluZSBTRU5JTkYz X0NTSTJfUFJPR1NFUV8xX1BST0dTRVFfUzEzX01BU0sgKDB4NyA8PCAyMCkKPj4gKyNkZWZpbmUg U0VOSU5GM19DU0kyX0lOVF9FTl9FWFQgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4 MkIxMAo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfSU5UX0VOX0VYVF9EUEhZMF9SRVNZTkNfRklG T19PVkVSRkxPV19TSElGVCAxCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9JTlRfRU5fRVhUX0RQ SFkwX1JFU1lOQ19GSUZPX09WRVJGTE9XX01BU0sgKDB4MSA8PCAxKQo+PiArI2RlZmluZSBTRU5J TkYzX0NTSTJfSU5UX0VOX0VYVF9EUEhZMV9SRVNZTkNfRklGT19PVkVSRkxPV19TSElGVCAyCj4+ ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9JTlRfRU5fRVhUX0RQSFkxX1JFU1lOQ19GSUZPX09WRVJG TE9XX01BU0sgKDB4MSA8PCAyKQo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfSU5UX0VOX0VYVF9E UEhZMl9SRVNZTkNfRklGT19PVkVSRkxPV19TSElGVCAzCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJ Ml9JTlRfRU5fRVhUX0RQSFkyX1JFU1lOQ19GSUZPX09WRVJGTE9XX01BU0sgKDB4MSA8PCAzKQo+ PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfSU5UX0VOX0VYVF9EUEhZM19SRVNZTkNfRklGT19PVkVS RkxPV19TSElGVCA0Cj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9JTlRfRU5fRVhUX0RQSFkzX1JF U1lOQ19GSUZPX09WRVJGTE9XX01BU0sgKDB4MSA8PCA0KQo+PiArI2RlZmluZSBTRU5JTkYzX0NT STJfSU5UX0VOX0VYVF9FUlJfU09UX1NZTkNfSFNfVFJJTzBfU0hJRlQgOAo+PiArI2RlZmluZSBT RU5JTkYzX0NTSTJfSU5UX0VOX0VYVF9FUlJfU09UX1NZTkNfSFNfVFJJTzBfTUFTSyAoMHgxIDw8 IDgpCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9JTlRfRU5fRVhUX0VSUl9TT1RfU1lOQ19IU19U UklPMV9TSElGVCA5Cj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9JTlRfRU5fRVhUX0VSUl9TT1Rf U1lOQ19IU19UUklPMV9NQVNLICgweDEgPDwgOSkKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0lO VF9FTl9FWFRfRVJSX1NPVF9TWU5DX0hTX1RSSU8yX1NISUZUIDEwCj4+ICsjZGVmaW5lIFNFTklO RjNfQ1NJMl9JTlRfRU5fRVhUX0VSUl9TT1RfU1lOQ19IU19UUklPMl9NQVNLICgweDEgPDwgMTAp Cj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9JTlRfRU5fRVhUX0VSUl9TT1RfU1lOQ19IU19UUklP M19TSElGVCAxMQo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfSU5UX0VOX0VYVF9FUlJfU09UX1NZ TkNfSFNfVFJJTzNfTUFTSyAoMHgxIDw8IDExKQo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfSU5U X0VOX0VYVF9JTlRfV0NMUl9FTl9TSElGVCAzMQo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfSU5U X0VOX0VYVF9JTlRfV0NMUl9FTl9NQVNLICgweDEgPDwgMzEpCj4+ICsjZGVmaW5lIFNFTklORjNf Q1NJMl9JTlRfU1RBVFVTX0VYVCAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDJCMTQKPj4g KyNkZWZpbmUgU0VOSU5GM19DU0kyX0lOVF9TVEFUVVNfRVhUX0RQSFkwX1JFU1lOQ19GSUZPX09W RVJGTE9XX1NUQV9TSElGVCAxCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9JTlRfU1RBVFVTX0VY VF9EUEhZMF9SRVNZTkNfRklGT19PVkVSRkxPV19TVEFfTUFTSyBcCj4+ICsoMHgxIDw8IDEpCj4+ ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9JTlRfU1RBVFVTX0VYVF9EUEhZMV9SRVNZTkNfRklGT19P VkVSRkxPV19TVEFfU0hJRlQgMgo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfSU5UX1NUQVRVU19F WFRfRFBIWTFfUkVTWU5DX0ZJRk9fT1ZFUkZMT1dfU1RBX01BU0sgXAo+PiArKDB4MSA8PCAyKQo+ PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfSU5UX1NUQVRVU19FWFRfRFBIWTJfUkVTWU5DX0ZJRk9f T1ZFUkZMT1dfU1RBX1NISUZUIDMKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0lOVF9TVEFUVVNf RVhUX0RQSFkyX1JFU1lOQ19GSUZPX09WRVJGTE9XX1NUQV9NQVNLIFwKPj4gKygweDEgPDwgMykK Pj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0lOVF9TVEFUVVNfRVhUX0RQSFkzX1JFU1lOQ19GSUZP X09WRVJGTE9XX1NUQV9TSElGVCA0Cj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9JTlRfU1RBVFVT X0VYVF9EUEhZM19SRVNZTkNfRklGT19PVkVSRkxPV19TVEFfTUFTSyBcCj4+ICsoMHgxIDw8IDQp Cj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9JTlRfU1RBVFVTX0VYVF9FUlJfU09UX1NZTkNfSFNf VFJJTzBfU0hJRlQgOAo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfSU5UX1NUQVRVU19FWFRfRVJS X1NPVF9TWU5DX0hTX1RSSU8wX01BU0sgKDB4MSA8PCA4KQo+PiArI2RlZmluZSBTRU5JTkYzX0NT STJfSU5UX1NUQVRVU19FWFRfRVJSX1NPVF9TWU5DX0hTX1RSSU8xX1NISUZUIDkKPj4gKyNkZWZp bmUgU0VOSU5GM19DU0kyX0lOVF9TVEFUVVNfRVhUX0VSUl9TT1RfU1lOQ19IU19UUklPMV9NQVNL ICgweDEgPDwgOSkKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0lOVF9TVEFUVVNfRVhUX0VSUl9T T1RfU1lOQ19IU19UUklPMl9TSElGVCAxMAo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfSU5UX1NU QVRVU19FWFRfRVJSX1NPVF9TWU5DX0hTX1RSSU8yX01BU0sgKDB4MSA8PCAxMCkKPj4gKyNkZWZp bmUgU0VOSU5GM19DU0kyX0lOVF9TVEFUVVNfRVhUX0VSUl9TT1RfU1lOQ19IU19UUklPM19TSElG VCAxMQo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfSU5UX1NUQVRVU19FWFRfRVJSX1NPVF9TWU5D X0hTX1RSSU8zX01BU0sgKDB4MSA8PCAxMSkKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0NQSFlf RklYX1BPSU5UX1JTVCAgICAgICAgICAgICAgICAgICAgICAgIDB4MkIxOAo+PiArI2RlZmluZSBT RU5JTkYzX0NTSTJfQ1BIWV9GSVhfUE9JTlRfUlNUX0NQSFlfRklYX1BPSU5UX1JTVF9TSElGVCAw Cj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9DUEhZX0ZJWF9QT0lOVF9SU1RfQ1BIWV9GSVhfUE9J TlRfUlNUX01BU0sgKDB4MSA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfQ1BIWV9GSVhf UE9JTlRfUlNUX0NQSFlfRklYX1BPSU5UX1JTVF9NT0RFX1NISUZUIDEKPj4gKyNkZWZpbmUgU0VO SU5GM19DU0kyX0NQSFlfRklYX1BPSU5UX1JTVF9DUEhZX0ZJWF9QT0lOVF9SU1RfTU9ERV9NQVNL IFwKPj4gKygweDEgPDwgMSkKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX1JMUjNfQ09OMCAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MkIxQwo+PiArI2RlZmluZSBTRU5JTkYzX0NT STJfUkxSM19DT04wX1JMUjNfUFJCU19QQVRURVJOX1NFTF9TSElGVCAwCj4+ICsjZGVmaW5lIFNF TklORjNfQ1NJMl9STFIzX0NPTjBfUkxSM19QUkJTX1BBVFRFUk5fU0VMX01BU0sgKDB4ZmYgPDwg MCkKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX1JMUjNfQ09OMF9STFIzX1BSQlNfU0VFRF8wX1NI SUZUIDgKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX1JMUjNfQ09OMF9STFIzX1BSQlNfU0VFRF8w X01BU0sgKDB4ZmYgPDwgOCkKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX1JMUjNfQ09OMF9STFIz X1BSQlNfU0VFRF8xX1NISUZUIDE2Cj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9STFIzX0NPTjBf UkxSM19QUkJTX1NFRURfMV9NQVNLICgweGZmIDw8IDE2KQo+PiArI2RlZmluZSBTRU5JTkYzX0NT STJfUkxSM19DT04wX1JMUjNfUFJCU19TRUVEXzJfU0hJRlQgMjQKPj4gKyNkZWZpbmUgU0VOSU5G M19DU0kyX1JMUjNfQ09OMF9STFIzX1BSQlNfU0VFRF8yX01BU0sgKDB4ZmYgPDwgMjQpCj4+ICsj ZGVmaW5lIFNFTklORjNfQ1NJMl9EUEhZX1NZTkMgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAweDJCMjAKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0RQSFlfU1lOQ19TWU5DX1NFUV9N QVNLXzBfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfRFBIWV9TWU5DX1NZTkNfU0VR X01BU0tfMF9NQVNLICgweGZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0RQSFlf U1lOQ19TWU5DX1NFUV9QQVRfMF9TSElGVCAxNgo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfRFBI WV9TWU5DX1NZTkNfU0VRX1BBVF8wX01BU0sgKDB4ZmZmZiA8PCAxNikKPj4gKyNkZWZpbmUgU0VO SU5GM19DU0kyX0RFU0tFV19TWU5DICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MkIy NAo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfREVTS0VXX1NZTkNfU1lOQ19TRVFfTUFTS18xX1NI SUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0RFU0tFV19TWU5DX1NZTkNfU0VRX01BU0tf MV9NQVNLICgweGZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0RFU0tFV19TWU5D X1NZTkNfU0VRX1BBVF8xX1NISUZUIDE2Cj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9ERVNLRVdf U1lOQ19TWU5DX1NFUV9QQVRfMV9NQVNLICgweGZmZmYgPDwgMTYpCj4+ICsjZGVmaW5lIFNFTklO RjNfQ1NJMl9ERVRFQ1RfREJHMiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDJCMjgK Pj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0RFVEVDVF9EQkcyX0RFVEVDVF9TWU5DX0xBTkUzX1NU X1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0RFVEVDVF9EQkcyX0RFVEVDVF9TWU5D X0xBTkUzX1NUX01BU0sgKDB4MSA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfREVURUNU X0RCRzJfREVURUNUX0VTQ0FQRV9MQU5FM19TVF9TSElGVCAxCj4+ICsjZGVmaW5lIFNFTklORjNf Q1NJMl9ERVRFQ1RfREJHMl9ERVRFQ1RfRVNDQVBFX0xBTkUzX1NUX01BU0sgKDB4MSA8PCAxKQo+ PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfREVURUNUX0RCRzJfREVURUNUX1BPU1RfTEFORTNfU1Rf U0hJRlQgMgo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfREVURUNUX0RCRzJfREVURUNUX1BPU1Rf TEFORTNfU1RfTUFTSyAoMHgxIDw8IDIpCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9ERVRFQ1Rf REJHMl9QT1NJVElPTl9TWU5DX0xBTkUzX1NUX1NISUZUIDMKPj4gKyNkZWZpbmUgU0VOSU5GM19D U0kyX0RFVEVDVF9EQkcyX1BPU0lUSU9OX1NZTkNfTEFORTNfU1RfTUFTSyAoMHhmIDw8IDMpCj4+ ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9ERVRFQ1RfREJHMl9QT1NJVElPTl9FU0NBUEVfTEFORTNf U1RfU0hJRlQgNwo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfREVURUNUX0RCRzJfUE9TSVRJT05f RVNDQVBFX0xBTkUzX1NUX01BU0sgKDB4ZiA8PCA3KQo+PiArI2RlZmluZSBTRU5JTkYzX0ZJWF9B RERSX0NQSFkzX0RCRzAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgyQjMwCj4+ICsjZGVm aW5lIFNFTklORjNfRklYX0FERFJfQ1BIWTNfREJHMF9XT1JEX0NPVU5UX0NQSFkzX0RCRzBfU0hJ RlQgMAo+PiArI2RlZmluZSBTRU5JTkYzX0ZJWF9BRERSX0NQSFkzX0RCRzBfV09SRF9DT1VOVF9D UEhZM19EQkcwX01BU0sgXAo+PiArKDB4ZmZmZmZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5G M19GSVhfQUREUl9DUEhZM19EQkcxICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MkIzNAo+ PiArI2RlZmluZSBTRU5JTkYzX0ZJWF9BRERSX0NQSFkzX0RCRzFfV09SRF9DT1VOVF9DUEhZM19E QkcxX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GM19GSVhfQUREUl9DUEhZM19EQkcxX1dPUkRf Q09VTlRfQ1BIWTNfREJHMV9NQVNLIFwKPj4gKygweGZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VO SU5GM19GSVhfQUREUl9DUEhZM19EQkcxX0VSUk9SX1JFQ09SRF9DUEhZM19EQkcwX1NISUZUIDE2 Cj4+ICsjZGVmaW5lIFNFTklORjNfRklYX0FERFJfQ1BIWTNfREJHMV9FUlJPUl9SRUNPUkRfQ1BI WTNfREJHMF9NQVNLIFwKPj4gKygweGZmZmYgPDwgMTYpCj4+ICsjZGVmaW5lIFNFTklORjNfRklY X0FERFJfQ1BIWTNfREJHMiAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDJCMzgKPj4gKyNk ZWZpbmUgU0VOSU5GM19GSVhfQUREUl9DUEhZM19EQkcyX0VSUk9SX1JFQ09SRF9DUEhZM19EQkcx X1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GM19GSVhfQUREUl9DUEhZM19EQkcyX0VSUk9SX1JF Q09SRF9DUEhZM19EQkcxX01BU0sgXAo+PiArKDB4ZmZmZmZmZmYgPDwgMCkKPj4gKyNkZWZpbmUg U0VOSU5GM19DU0kyX0RJX0VYVF8yICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4 MkIzQwo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfRElfRVhUXzJfVkM2X1NISUZUICAgICAgICAw Cj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9ESV9FWFRfMl9WQzZfTUFTSyAgICAgICAgICgweDMg PDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0RJX0VYVF8yX0RUNl9TSElGVCAgICAgICAg Mgo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfRElfRVhUXzJfRFQ2X01BU0sgICAgICAgICAoMHgz ZiA8PCAyKQo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfRElfRVhUXzJfVkM3X1NISUZUICAgICAg ICA4Cj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9ESV9FWFRfMl9WQzdfTUFTSyAgICAgICAgICgw eDMgPDwgOCkKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0RJX0VYVF8yX0RUN19TSElGVCAgICAg ICAgMTAKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0RJX0VYVF8yX0RUN19NQVNLICAgICAgICAg KDB4M2YgPDwgMTApCj4+ICsjZGVmaW5lIFNFTklORjNfQ1NJMl9ESV9DVFJMX0VYVF8yICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAweDJCNDAKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0RJ X0NUUkxfRVhUXzJfVkM2X0lOVEVSTEVBVklOR19TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjNf Q1NJMl9ESV9DVFJMX0VYVF8yX1ZDNl9JTlRFUkxFQVZJTkdfTUFTSyAoMHgxIDw8IDApCj4+ICsj ZGVmaW5lIFNFTklORjNfQ1NJMl9ESV9DVFJMX0VYVF8yX0RUNl9JTlRFUkxFQVZJTkdfU0hJRlQg MQo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfRElfQ1RSTF9FWFRfMl9EVDZfSU5URVJMRUFWSU5H X01BU0sgKDB4MyA8PCAxKQo+PiArI2RlZmluZSBTRU5JTkYzX0NTSTJfRElfQ1RSTF9FWFRfMl9W QzdfSU5URVJMRUFWSU5HX1NISUZUIDgKPj4gKyNkZWZpbmUgU0VOSU5GM19DU0kyX0RJX0NUUkxf RVhUXzJfVkM3X0lOVEVSTEVBVklOR19NQVNLICgweDEgPDwgOCkKPj4gKyNkZWZpbmUgU0VOSU5G M19DU0kyX0RJX0NUUkxfRVhUXzJfRFQ3X0lOVEVSTEVBVklOR19TSElGVCA5Cj4+ICsjZGVmaW5l IFNFTklORjNfQ1NJMl9ESV9DVFJMX0VYVF8yX0RUN19JTlRFUkxFQVZJTkdfTUFTSyAoMHgzIDw8 IDkpCj4+ICsjZGVmaW5lIFNFTklORjNfV0lSRV9TVEFURV9ERUNPREVfQ1BIWTNfREJHMCAgICAg ICAgICAgICAgICAgICAweDJCNDQKPj4gKyNkZWZpbmUgU0VOSU5GM19XSVJFX1NUQVRFX0RFQ09E RV9DUEhZM19EQkcwX1NZTUJPTF9TVFJFQU0wX0NQSFkzX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VO SU5GM19XSVJFX1NUQVRFX0RFQ09ERV9DUEhZM19EQkcwX1NZTUJPTF9TVFJFQU0wX0NQSFkzX01B U0sgXAo+PiArKDB4ZmZmZmZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GM19XSVJFX1NUQVRF X0RFQ09ERV9DUEhZM19EQkcxICAgICAgICAgICAgICAgICAgIDB4MkI0OAo+PiArI2RlZmluZSBT RU5JTkYzX1dJUkVfU1RBVEVfREVDT0RFX0NQSFkzX0RCRzFfU1lNQk9MX1NUUkVBTTFfQ1BIWTNf U0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkYzX1dJUkVfU1RBVEVfREVDT0RFX0NQSFkzX0RCRzFf U1lNQk9MX1NUUkVBTTFfQ1BIWTNfTUFTSyBcCj4+ICsoMHgzZmYgPDwgMCkKPj4gKyNkZWZpbmUg U0VOSU5GM19XSVJFX1NUQVRFX0RFQ09ERV9DUEhZM19EQkcxX1NZTUJPTF9TVFJFQU1fVkFMSURf Q1BIWTNfU0hJRlQgMTAKPj4gKyNkZWZpbmUgU0VOSU5GM19XSVJFX1NUQVRFX0RFQ09ERV9DUEhZ M19EQkcxX1NZTUJPTF9TVFJFQU1fVkFMSURfQ1BIWTNfTUFTSyBcCj4+ICsoMHgxIDw8IDEwKQo+ PiArI2RlZmluZSBTRU5JTkYzX01VWF9DVFJMICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgMHgyRDAwCj4+ICsjZGVmaW5lIFNFTklORjNfTVVYX0NUUkxfU0VOSU5GX01VWF9T V19SU1RfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkYzX01VWF9DVFJMX1NFTklORl9NVVhfU1df UlNUX01BU0sgKDB4MSA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkYzX01VWF9DVFJMX1NFTklORl9J UlFfU1dfUlNUX1NISUZUIDEKPj4gKyNkZWZpbmUgU0VOSU5GM19NVVhfQ1RSTF9TRU5JTkZfSVJR X1NXX1JTVF9NQVNLICgweDEgPDwgMSkKPj4gKyNkZWZpbmUgU0VOSU5GM19NVVhfQ1RSTF9TRU5J TkZfTVVYX1JEWV9NT0RFX1NISUZUIDQKPj4gKyNkZWZpbmUgU0VOSU5GM19NVVhfQ1RSTF9TRU5J TkZfTVVYX1JEWV9NT0RFX01BU0sgKDB4MSA8PCA0KQo+PiArI2RlZmluZSBTRU5JTkYzX01VWF9D VFJMX1NFTklORl9NVVhfUkRZX1ZBTFVFX1NISUZUIDUKPj4gKyNkZWZpbmUgU0VOSU5GM19NVVhf Q1RSTF9TRU5JTkZfTVVYX1JEWV9WQUxVRV9NQVNLICgweDEgPDwgNSkKPj4gKyNkZWZpbmUgU0VO SU5GM19NVVhfQ1RSTF9TRU5JTkZfSFNZTkNfTUFTS19TSElGVCA3Cj4+ICsjZGVmaW5lIFNFTklO RjNfTVVYX0NUUkxfU0VOSU5GX0hTWU5DX01BU0tfTUFTSyAoMHgxIDw8IDcpCj4+ICsjZGVmaW5l IFNFTklORjNfTVVYX0NUUkxfU0VOSU5GX1BJWF9TRUxfU0hJRlQgIDgKPj4gKyNkZWZpbmUgU0VO SU5GM19NVVhfQ1RSTF9TRU5JTkZfUElYX1NFTF9NQVNLICAgKDB4MSA8PCA4KQo+PiArI2RlZmlu ZSBTRU5JTkYzX01VWF9DVFJMX1NFTklORl9WU1lOQ19QT0xfU0hJRlQgOQo+PiArI2RlZmluZSBT RU5JTkYzX01VWF9DVFJMX1NFTklORl9WU1lOQ19QT0xfTUFTSyAoMHgxIDw8IDkpCj4+ICsjZGVm aW5lIFNFTklORjNfTVVYX0NUUkxfU0VOSU5GX0hTWU5DX1BPTF9TSElGVCAxMAo+PiArI2RlZmlu ZSBTRU5JTkYzX01VWF9DVFJMX1NFTklORl9IU1lOQ19QT0xfTUFTSyAoMHgxIDw8IDEwKQo+PiAr I2RlZmluZSBTRU5JTkYzX01VWF9DVFJMX09WRVJSVU5fUlNUX0VOX1NISUZUICAxMQo+PiArI2Rl ZmluZSBTRU5JTkYzX01VWF9DVFJMX09WRVJSVU5fUlNUX0VOX01BU0sgICAoMHgxIDw8IDExKQo+ PiArI2RlZmluZSBTRU5JTkYzX01VWF9DVFJMX1NFTklORl9TUkNfU0VMX1NISUZUICAxMgo+PiAr I2RlZmluZSBTRU5JTkYzX01VWF9DVFJMX1NFTklORl9TUkNfU0VMX01BU0sgICAoMHhmIDw8IDEy KQo+PiArI2RlZmluZSBTRU5JTkYzX01VWF9DVFJMX0ZJRk9fUFVTSF9FTl9TSElGVCAgICAxNgo+ PiArI2RlZmluZSBTRU5JTkYzX01VWF9DVFJMX0ZJRk9fUFVTSF9FTl9NQVNLICAgICAoMHgzZiA8 PCAxNikKPj4gKyNkZWZpbmUgU0VOSU5GM19NVVhfQ1RSTF9GSUZPX0ZMVVNIX0VOX1NISUZUICAg MjIKPj4gKyNkZWZpbmUgU0VOSU5GM19NVVhfQ1RSTF9GSUZPX0ZMVVNIX0VOX01BU0sgICAgKDB4 M2YgPDwgMjIpCj4+ICsjZGVmaW5lIFNFTklORjNfTVVYX0NUUkxfRklGT19GVUxMX1dSX0VOX1NI SUZUIDI4Cj4+ICsjZGVmaW5lIFNFTklORjNfTVVYX0NUUkxfRklGT19GVUxMX1dSX0VOX01BU0sg ICgweDMgPDwgMjgpCj4+ICsjZGVmaW5lIFNFTklORjNfTVVYX0NUUkxfQ1JPUF9FTl9TSElGVCAg ICAgICAgIDMwCj4+ICsjZGVmaW5lIFNFTklORjNfTVVYX0NUUkxfQ1JPUF9FTl9NQVNLICAgICAg ICAgICgweDEgPDwgMzApCj4+ICsjZGVmaW5lIFNFTklORjNfTVVYX0NUUkxfU0VOSU5GX01VWF9F Tl9TSElGVCAgIDMxCj4+ICsjZGVmaW5lIFNFTklORjNfTVVYX0NUUkxfU0VOSU5GX01VWF9FTl9N QVNLICAgICgweDEgPDwgMzEpCj4+ICsjZGVmaW5lIFNFTklORjNfTVVYX0lOVEVOICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDJEMDQKPj4gKyNkZWZpbmUgU0VOSU5GM19N VVhfSU5URU5fU0VOSU5GX09WRVJSVU5fSVJRX0VOX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5G M19NVVhfSU5URU5fU0VOSU5GX09WRVJSVU5fSVJRX0VOX01BU0sgKDB4MSA8PCAwKQo+PiArI2Rl ZmluZSBTRU5JTkYzX01VWF9JTlRFTl9TRU5JTkZfQ1JDRVJSX0lSUV9FTl9TSElGVCAxCj4+ICsj ZGVmaW5lIFNFTklORjNfTVVYX0lOVEVOX1NFTklORl9DUkNFUlJfSVJRX0VOX01BU0sgKDB4MSA8 PCAxKQo+PiArI2RlZmluZSBTRU5JTkYzX01VWF9JTlRFTl9TRU5JTkZfRlNNRVJSX0lSUV9FTl9T SElGVCAyCj4+ICsjZGVmaW5lIFNFTklORjNfTVVYX0lOVEVOX1NFTklORl9GU01FUlJfSVJRX0VO X01BU0sgKDB4MSA8PCAyKQo+PiArI2RlZmluZSBTRU5JTkYzX01VWF9JTlRFTl9TRU5JTkZfVlNJ WkVFUlJfSVJRX0VOX1NISUZUIDMKPj4gKyNkZWZpbmUgU0VOSU5GM19NVVhfSU5URU5fU0VOSU5G X1ZTSVpFRVJSX0lSUV9FTl9NQVNLICgweDEgPDwgMykKPj4gKyNkZWZpbmUgU0VOSU5GM19NVVhf SU5URU5fU0VOSU5GX0hTSVpFRVJSX0lSUV9FTl9TSElGVCA0Cj4+ICsjZGVmaW5lIFNFTklORjNf TVVYX0lOVEVOX1NFTklORl9IU0laRUVSUl9JUlFfRU5fTUFTSyAoMHgxIDw8IDQpCj4+ICsjZGVm aW5lIFNFTklORjNfTVVYX0lOVEVOX1NFTklORl9TRU5TT1JfVlNJWkVFUlJfSVJRX0VOX1NISUZU IDUKPj4gKyNkZWZpbmUgU0VOSU5GM19NVVhfSU5URU5fU0VOSU5GX1NFTlNPUl9WU0laRUVSUl9J UlFfRU5fTUFTSyAoMHgxIDw8IDUpCj4+ICsjZGVmaW5lIFNFTklORjNfTVVYX0lOVEVOX1NFTklO Rl9TRU5TT1JfSFNJWkVFUlJfSVJRX0VOX1NISUZUIDYKPj4gKyNkZWZpbmUgU0VOSU5GM19NVVhf SU5URU5fU0VOSU5GX1NFTlNPUl9IU0laRUVSUl9JUlFfRU5fTUFTSyAoMHgxIDw8IDYpCj4+ICsj ZGVmaW5lIFNFTklORjNfTVVYX0lOVEVOX1NFTklORl9JUlFfQ0xSX1NFTF9TSElGVCAzMQo+PiAr I2RlZmluZSBTRU5JTkYzX01VWF9JTlRFTl9TRU5JTkZfSVJRX0NMUl9TRUxfTUFTSyAoMHgxIDw8 IDMxKQo+PiArI2RlZmluZSBTRU5JTkYzX01VWF9JTlRTVEEgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgMHgyRDA4Cj4+ICsjZGVmaW5lIFNFTklORjNfTVVYX0lOVFNUQV9TRU5J TkZfT1ZFUlJVTl9JUlFfU1RBX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GM19NVVhfSU5UU1RB X1NFTklORl9PVkVSUlVOX0lSUV9TVEFfTUFTSyAoMHgxIDw8IDApCj4+ICsjZGVmaW5lIFNFTklO RjNfTVVYX0lOVFNUQV9TRU5JTkZfQ1JDRVJSX0lSUV9TVEFfU0hJRlQgMQo+PiArI2RlZmluZSBT RU5JTkYzX01VWF9JTlRTVEFfU0VOSU5GX0NSQ0VSUl9JUlFfU1RBX01BU0sgKDB4MSA8PCAxKQo+ PiArI2RlZmluZSBTRU5JTkYzX01VWF9JTlRTVEFfU0VOSU5GX0ZTTUVSUl9JUlFfU1RBX1NISUZU IDIKPj4gKyNkZWZpbmUgU0VOSU5GM19NVVhfSU5UU1RBX1NFTklORl9GU01FUlJfSVJRX1NUQV9N QVNLICgweDEgPDwgMikKPj4gKyNkZWZpbmUgU0VOSU5GM19NVVhfSU5UU1RBX1NFTklORl9WU0la RUVSUl9JUlFfU1RBX1NISUZUIDMKPj4gKyNkZWZpbmUgU0VOSU5GM19NVVhfSU5UU1RBX1NFTklO Rl9WU0laRUVSUl9JUlFfU1RBX01BU0sgKDB4MSA8PCAzKQo+PiArI2RlZmluZSBTRU5JTkYzX01V WF9JTlRTVEFfU0VOSU5GX0hTSVpFRVJSX0lSUV9TVEFfU0hJRlQgNAo+PiArI2RlZmluZSBTRU5J TkYzX01VWF9JTlRTVEFfU0VOSU5GX0hTSVpFRVJSX0lSUV9TVEFfTUFTSyAoMHgxIDw8IDQpCj4+ ICsjZGVmaW5lIFNFTklORjNfTVVYX0lOVFNUQV9TRU5JTkZfU0VOU09SX1ZTSVpFRVJSX0lSUV9T VEFfU0hJRlQgNQo+PiArI2RlZmluZSBTRU5JTkYzX01VWF9JTlRTVEFfU0VOSU5GX1NFTlNPUl9W U0laRUVSUl9JUlFfU1RBX01BU0sgKDB4MSA8PCA1KQo+PiArI2RlZmluZSBTRU5JTkYzX01VWF9J TlRTVEFfU0VOSU5GX1NFTlNPUl9IU0laRUVSUl9JUlFfU1RBX1NISUZUIDYKPj4gKyNkZWZpbmUg U0VOSU5GM19NVVhfSU5UU1RBX1NFTklORl9TRU5TT1JfSFNJWkVFUlJfSVJRX1NUQV9NQVNLICgw eDEgPDwgNikKPj4gKyNkZWZpbmUgU0VOSU5GM19NVVhfU0laRSAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgIDB4MkQwQwo+PiArI2RlZmluZSBTRU5JTkYzX01VWF9TSVpFX1NF TklORl9WU0laRV9TSElGVCAgICAwCj4+ICsjZGVmaW5lIFNFTklORjNfTVVYX1NJWkVfU0VOSU5G X1ZTSVpFX01BU0sgICAgICgweGZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GM19NVVhfU0la RV9TRU5JTkZfSFNJWkVfU0hJRlQgICAgMTYKPj4gKyNkZWZpbmUgU0VOSU5GM19NVVhfU0laRV9T RU5JTkZfSFNJWkVfTUFTSyAgICAgKDB4ZmZmZiA8PCAxNikKPj4gKyNkZWZpbmUgU0VOSU5GM19N VVhfREVCVUdfMSAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MkQxMAo+PiAr I2RlZmluZSBTRU5JTkYzX01VWF9ERUJVR18xX0RFQlVHX0lORk9fU0hJRlQgICAwCj4+ICsjZGVm aW5lIFNFTklORjNfTVVYX0RFQlVHXzFfREVCVUdfSU5GT19NQVNLICAgICgweGZmZmZmZmZmIDw8 IDApCj4+ICsjZGVmaW5lIFNFTklORjNfTVVYX0RFQlVHXzIgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAweDJEMTQKPj4gKyNkZWZpbmUgU0VOSU5GM19NVVhfREVCVUdfMl9ERUJV R19JTkZPX1NISUZUICAgMAo+PiArI2RlZmluZSBTRU5JTkYzX01VWF9ERUJVR18yX0RFQlVHX0lO Rk9fTUFTSyAgICAoMHhmZmZmZmZmZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkYzX01VWF9ERUJV R18zICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgyRDE4Cj4+ICsjZGVmaW5l IFNFTklORjNfTVVYX0RFQlVHXzNfREVCVUdfSU5GT19TSElGVCAgIDAKPj4gKyNkZWZpbmUgU0VO SU5GM19NVVhfREVCVUdfM19ERUJVR19JTkZPX01BU0sgICAgKDB4ZmZmZmZmZmYgPDwgMCkKPj4g KyNkZWZpbmUgU0VOSU5GM19NVVhfREVCVUdfNCAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgIDB4MkQxQwo+PiArI2RlZmluZSBTRU5JTkYzX01VWF9ERUJVR180X0RFQlVHX0lORk9f U0hJRlQgICAwCj4+ICsjZGVmaW5lIFNFTklORjNfTVVYX0RFQlVHXzRfREVCVUdfSU5GT19NQVNL ICAgICgweGZmZmZmZmZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjNfTVVYX0RFQlVHXzUgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDJEMjAKPj4gKyNkZWZpbmUgU0VOSU5G M19NVVhfREVCVUdfNV9ERUJVR19JTkZPX1NISUZUICAgMAo+PiArI2RlZmluZSBTRU5JTkYzX01V WF9ERUJVR181X0RFQlVHX0lORk9fTUFTSyAgICAoMHhmZmZmZmZmZiA8PCAwKQo+PiArI2RlZmlu ZSBTRU5JTkYzX01VWF9ERUJVR182ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg MHgyRDI0Cj4+ICsjZGVmaW5lIFNFTklORjNfTVVYX0RFQlVHXzZfREVCVUdfSU5GT19TSElGVCAg IDAKPj4gKyNkZWZpbmUgU0VOSU5GM19NVVhfREVCVUdfNl9ERUJVR19JTkZPX01BU0sgICAgKDB4 ZmZmZmZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GM19NVVhfREVCVUdfNyAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgIDB4MkQyOAo+PiArI2RlZmluZSBTRU5JTkYzX01VWF9E RUJVR183X0RFQlVHX0lORk9fU0hJRlQgICAwCj4+ICsjZGVmaW5lIFNFTklORjNfTVVYX0RFQlVH XzdfREVCVUdfSU5GT19NQVNLICAgICgweGZmZmZmZmZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklO RjNfTVVYX1NQQVJFICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDJEMkMK Pj4gKyNkZWZpbmUgU0VOSU5GM19NVVhfU1BBUkVfU0VOSU5GX0NSQ19TRUxfU0hJRlQgOQo+PiAr I2RlZmluZSBTRU5JTkYzX01VWF9TUEFSRV9TRU5JTkZfQ1JDX1NFTF9NQVNLICAoMHgzIDw8IDkp Cj4+ICsjZGVmaW5lIFNFTklORjNfTVVYX1NQQVJFX1NFTklORl9WQ05UX1NFTF9TSElGVCAxMQo+ PiArI2RlZmluZSBTRU5JTkYzX01VWF9TUEFSRV9TRU5JTkZfVkNOVF9TRUxfTUFTSyAoMHgzIDw8 IDExKQo+PiArI2RlZmluZSBTRU5JTkYzX01VWF9TUEFSRV9TRU5JTkZfRklGT19GVUxMX1NFTF9T SElGVCAxMwo+PiArI2RlZmluZSBTRU5JTkYzX01VWF9TUEFSRV9TRU5JTkZfRklGT19GVUxMX1NF TF9NQVNLICgweDEgPDwgMTMpCj4+ICsjZGVmaW5lIFNFTklORjNfTVVYX1NQQVJFX1NFTklORl9T UEFSRV9TSElGVCAgIDE0Cj4+ICsjZGVmaW5lIFNFTklORjNfTVVYX1NQQVJFX1NFTklORl9TUEFS RV9NQVNLICAgICgweDNmIDw8IDE0KQo+PiArI2RlZmluZSBTRU5JTkYzX01VWF9EQVRBICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgyRDMwCj4+ICsjZGVmaW5lIFNFTklO RjNfTVVYX0RBVEFfU0VOSU5GX0RBVEEwX1NISUZUICAgIDAKPj4gKyNkZWZpbmUgU0VOSU5GM19N VVhfREFUQV9TRU5JTkZfREFUQTBfTUFTSyAgICAgKDB4ZmZmZiA8PCAwKQo+PiArI2RlZmluZSBT RU5JTkYzX01VWF9EQVRBX1NFTklORl9EQVRBMV9TSElGVCAgICAxNgo+PiArI2RlZmluZSBTRU5J TkYzX01VWF9EQVRBX1NFTklORl9EQVRBMV9NQVNLICAgICAoMHhmZmZmIDw8IDE2KQo+PiArI2Rl ZmluZSBTRU5JTkYzX01VWF9EQVRBX0NOVCAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgMHgyRDM0Cj4+ICsjZGVmaW5lIFNFTklORjNfTVVYX0RBVEFfQ05UX1NFTklORl9EQVRBX0NO VF9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjNfTVVYX0RBVEFfQ05UX1NFTklORl9EQVRBX0NO VF9NQVNLICgweGZmZmZmZmZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjNfTVVYX0NST1AgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDJEMzgKPj4gKyNkZWZpbmUgU0VO SU5GM19NVVhfQ1JPUF9TRU5JTkZfQ1JPUF9YMV9TSElGVCAgMAo+PiArI2RlZmluZSBTRU5JTkYz X01VWF9DUk9QX1NFTklORl9DUk9QX1gxX01BU0sgICAoMHhmZmZmIDw8IDApCj4+ICsjZGVmaW5l IFNFTklORjNfTVVYX0NST1BfU0VOSU5GX0NST1BfWDJfU0hJRlQgIDE2Cj4+ICsjZGVmaW5lIFNF TklORjNfTVVYX0NST1BfU0VOSU5GX0NST1BfWDJfTUFTSyAgICgweGZmZmYgPDwgMTYpCj4+ICsj ZGVmaW5lIFNFTklORjNfTVVYX0NUUkxfRVhUICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAweDJEM0MKPj4gKyNkZWZpbmUgU0VOSU5GM19NVVhfQ1RSTF9FWFRfU0VOSU5GX1NSQ19T RUxfRVhUX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GM19NVVhfQ1RSTF9FWFRfU0VOSU5GX1NS Q19TRUxfRVhUX01BU0sgKDB4MyA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkYzX01VWF9DVFJMX0VY VF9TRU5JTkZfUElYX1NFTF9FWFRfU0hJRlQgNAo+PiArI2RlZmluZSBTRU5JTkYzX01VWF9DVFJM X0VYVF9TRU5JTkZfUElYX1NFTF9FWFRfTUFTSyAoMHgxIDw8IDQpCj4+ICsjZGVmaW5lIFNFTklO RjRfQ1RSTCAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDMyMDAK Pj4gKyNkZWZpbmUgU0VOSU5GNF9DVFJMX1NFTklORl9FTl9TSElGVCAgICAgICAgICAgMAo+PiAr I2RlZmluZSBTRU5JTkY0X0NUUkxfU0VOSU5GX0VOX01BU0sgICAgICAgICAgICAoMHgxIDw8IDAp Cj4+ICsjZGVmaW5lIFNFTklORjRfQ1RSTF9OQ1NJMl9TV19SU1RfU0hJRlQgICAgICAgIDEKPj4g KyNkZWZpbmUgU0VOSU5GNF9DVFJMX05DU0kyX1NXX1JTVF9NQVNLICAgICAgICAgKDB4MSA8PCAx KQo+PiArI2RlZmluZSBTRU5JTkY0X0NUUkxfT0NTSTJfU1dfUlNUX1NISUZUICAgICAgICAyCj4+ ICsjZGVmaW5lIFNFTklORjRfQ1RSTF9PQ1NJMl9TV19SU1RfTUFTSyAgICAgICAgICgweDEgPDwg MikKPj4gKyNkZWZpbmUgU0VOSU5GNF9DVFJMX0NDSVJfU1dfUlNUX1NISUZUICAgICAgICAgMwo+ PiArI2RlZmluZSBTRU5JTkY0X0NUUkxfQ0NJUl9TV19SU1RfTUFTSyAgICAgICAgICAoMHgxIDw8 IDMpCj4+ICsjZGVmaW5lIFNFTklORjRfQ1RSTF9DS0dFTl9TV19SU1RfU0hJRlQgICAgICAgIDQK Pj4gKyNkZWZpbmUgU0VOSU5GNF9DVFJMX0NLR0VOX1NXX1JTVF9NQVNLICAgICAgICAgKDB4MSA8 PCA0KQo+PiArI2RlZmluZSBTRU5JTkY0X0NUUkxfVEVTVF9NT0RFTF9TV19SU1RfU0hJRlQgICA1 Cj4+ICsjZGVmaW5lIFNFTklORjRfQ1RSTF9URVNUX01PREVMX1NXX1JTVF9NQVNLICAgICgweDEg PDwgNSkKPj4gKyNkZWZpbmUgU0VOSU5GNF9DVFJMX1NDQU1fU1dfUlNUX1NISUZUICAgICAgICAg Ngo+PiArI2RlZmluZSBTRU5JTkY0X0NUUkxfU0NBTV9TV19SU1RfTUFTSyAgICAgICAgICAoMHgx IDw8IDYpCj4+ICsjZGVmaW5lIFNFTklORjRfQ1RSTF9DU0kyX1NXX1JTVF9TSElGVCAgICAgICAg IDcKPj4gKyNkZWZpbmUgU0VOSU5GNF9DVFJMX0NTSTJfU1dfUlNUX01BU0sgICAgICAgICAgKDB4 MSA8PCA3KQo+PiArI2RlZmluZSBTRU5JTkY0X0NUUkxfQ1NJM19TV19SU1RfU0hJRlQgICAgICAg ICA4Cj4+ICsjZGVmaW5lIFNFTklORjRfQ1RSTF9DU0kzX1NXX1JTVF9NQVNLICAgICAgICAgICgw eDEgPDwgOCkKPj4gKyNkZWZpbmUgU0VOSU5GNF9DVFJMX1NFTklORl9TUkNfU0VMX1NISUZUICAg ICAgMTIKPj4gKyNkZWZpbmUgU0VOSU5GNF9DVFJMX1NFTklORl9TUkNfU0VMX01BU0sgICAgICAg KDB4ZiA8PCAxMikKPj4gKyNkZWZpbmUgU0VOSU5GNF9DVFJMX1NFTklORl9ERUJVR19TRUxfU0hJ RlQgICAgMjAKPj4gKyNkZWZpbmUgU0VOSU5GNF9DVFJMX1NFTklORl9ERUJVR19TRUxfTUFTSyAg ICAgKDB4ZiA8PCAyMCkKPj4gKyNkZWZpbmUgU0VOSU5GNF9DVFJMX1BBRDJDQU1fREFUQV9TRUxf U0hJRlQgICAgMjgKPj4gKyNkZWZpbmUgU0VOSU5GNF9DVFJMX1BBRDJDQU1fREFUQV9TRUxfTUFT SyAgICAgKDB4NyA8PCAyOCkKPj4gKyNkZWZpbmUgU0VOSU5GNF9DVFJMX0VYVCAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MzIwNAo+PiArI2RlZmluZSBTRU5JTkY0X0NU UkxfRVhUX1NFTklORl9PQ1NJMl9JUF9FTl9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjRfQ1RS TF9FWFRfU0VOSU5GX09DU0kyX0lQX0VOX01BU0sgKDB4MSA8PCAwKQo+PiArI2RlZmluZSBTRU5J TkY0X0NUUkxfRVhUX1NFTklORl9URVNUTURMX0lQX0VOX1NISUZUIDEKPj4gKyNkZWZpbmUgU0VO SU5GNF9DVFJMX0VYVF9TRU5JTkZfVEVTVE1ETF9JUF9FTl9NQVNLICgweDEgPDwgMSkKPj4gKyNk ZWZpbmUgU0VOSU5GNF9DVFJMX0VYVF9TRU5JTkZfU0NBTV9JUF9FTl9TSElGVCA0Cj4+ICsjZGVm aW5lIFNFTklORjRfQ1RSTF9FWFRfU0VOSU5GX1NDQU1fSVBfRU5fTUFTSyAoMHgxIDw8IDQpCj4+ ICsjZGVmaW5lIFNFTklORjRfQ1RSTF9FWFRfU0VOSU5GX05DU0kyX0lQX0VOX1NISUZUIDUKPj4g KyNkZWZpbmUgU0VOSU5GNF9DVFJMX0VYVF9TRU5JTkZfTkNTSTJfSVBfRU5fTUFTSyAoMHgxIDw8 IDUpCj4+ICsjZGVmaW5lIFNFTklORjRfQ1RSTF9FWFRfU0VOSU5GX0NTSTJfSVBfRU5fU0hJRlQg Ngo+PiArI2RlZmluZSBTRU5JTkY0X0NUUkxfRVhUX1NFTklORl9DU0kyX0lQX0VOX01BU0sgKDB4 MSA8PCA2KQo+PiArI2RlZmluZSBTRU5JTkY0X0NUUkxfRVhUX1NFTklORl9DU0kzX0lQX0VOX1NI SUZUIDcKPj4gKyNkZWZpbmUgU0VOSU5GNF9DVFJMX0VYVF9TRU5JTkZfQ1NJM19JUF9FTl9NQVNL ICgweDEgPDwgNykKPj4gKyNkZWZpbmUgU0VOSU5GNF9DVFJMX0VYVF9TRU5JTkZfU1JDX1NFTF9F WFRfU0hJRlQgMTYKPj4gKyNkZWZpbmUgU0VOSU5GNF9DVFJMX0VYVF9TRU5JTkZfU1JDX1NFTF9F WFRfTUFTSyAoMHgzIDw8IDE2KQo+PiArI2RlZmluZSBTRU5JTkY0X0FTWU5DX0NUUkwgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgzMjA4Cj4+ICsjZGVmaW5lIFNFTklORjRf QVNZTkNfQ1RSTF9TRU5JTkZfQVNZTkNfRklGT19SU1RfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5J TkY0X0FTWU5DX0NUUkxfU0VOSU5GX0FTWU5DX0ZJRk9fUlNUX01BU0sgKDB4MSA8PCAwKQo+PiAr I2RlZmluZSBTRU5JTkY0X0FTWU5DX0NUUkxfU0VOSU5GX0hTWU5DX01BU0tfU0hJRlQgMQo+PiAr I2RlZmluZSBTRU5JTkY0X0FTWU5DX0NUUkxfU0VOSU5GX0hTWU5DX01BU0tfTUFTSyAoMHgxIDw8 IDEpCj4+ICsjZGVmaW5lIFNFTklORjRfQVNZTkNfQ1RSTF9TRU5JTkZfVlNZTkNfUE9MX1NISUZU IDIKPj4gKyNkZWZpbmUgU0VOSU5GNF9BU1lOQ19DVFJMX1NFTklORl9WU1lOQ19QT0xfTUFTSyAo MHgxIDw8IDIpCj4+ICsjZGVmaW5lIFNFTklORjRfQVNZTkNfQ1RSTF9TRU5JTkZfSFNZTkNfUE9M X1NISUZUIDMKPj4gKyNkZWZpbmUgU0VOSU5GNF9BU1lOQ19DVFJMX1NFTklORl9IU1lOQ19QT0xf TUFTSyAoMHgxIDw8IDMpCj4+ICsjZGVmaW5lIFNFTklORjRfQVNZTkNfQ1RSTF9GSUZPX1BVU0hf RU5fU0hJRlQgIDE2Cj4+ICsjZGVmaW5lIFNFTklORjRfQVNZTkNfQ1RSTF9GSUZPX1BVU0hfRU5f TUFTSyAgICgweDNmIDw8IDE2KQo+PiArI2RlZmluZSBTRU5JTkY0X0FTWU5DX0NUUkxfRklGT19G TFVTSF9FTl9TSElGVCAyNAo+PiArI2RlZmluZSBTRU5JTkY0X0FTWU5DX0NUUkxfRklGT19GTFVT SF9FTl9NQVNLICAoMHgzZiA8PCAyNCkKPj4gKyNkZWZpbmUgU0VOSU5GX1RHNF9QSF9DTlQgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MzYwMAo+PiArI2RlZmluZSBTRU5J TkZfVEc0X1BIX0NOVF9UR0NMS19TRUxfU0hJRlQgICAgICAwCj4+ICsjZGVmaW5lIFNFTklORl9U RzRfUEhfQ05UX1RHQ0xLX1NFTF9NQVNLICAgICAgICgweDMgPDwgMCkKPj4gKyNkZWZpbmUgU0VO SU5GX1RHNF9QSF9DTlRfQ0xLRkxfUE9MX1NISUZUICAgICAgMgo+PiArI2RlZmluZSBTRU5JTkZf VEc0X1BIX0NOVF9DTEtGTF9QT0xfTUFTSyAgICAgICAoMHgxIDw8IDIpCj4+ICsjZGVmaW5lIFNF TklORl9URzRfUEhfQ05UX0VYVF9SU1RfU0hJRlQgICAgICAgIDQKPj4gKyNkZWZpbmUgU0VOSU5G X1RHNF9QSF9DTlRfRVhUX1JTVF9NQVNLICAgICAgICAgKDB4MSA8PCA0KQo+PiArI2RlZmluZSBT RU5JTkZfVEc0X1BIX0NOVF9FWFRfUFdSRE5fU0hJRlQgICAgICA1Cj4+ICsjZGVmaW5lIFNFTklO Rl9URzRfUEhfQ05UX0VYVF9QV1JETl9NQVNLICAgICAgICgweDEgPDwgNSkKPj4gKyNkZWZpbmUg U0VOSU5GX1RHNF9QSF9DTlRfUEFEX1BDTEtfSU5WX1NISUZUICAgNgo+PiArI2RlZmluZSBTRU5J TkZfVEc0X1BIX0NOVF9QQURfUENMS19JTlZfTUFTSyAgICAoMHgxIDw8IDYpCj4+ICsjZGVmaW5l IFNFTklORl9URzRfUEhfQ05UX0NBTV9QQ0xLX0lOVl9TSElGVCAgIDcKPj4gKyNkZWZpbmUgU0VO SU5GX1RHNF9QSF9DTlRfQ0FNX1BDTEtfSU5WX01BU0sgICAgKDB4MSA8PCA3KQo+PiArI2RlZmlu ZSBTRU5JTkZfVEc0X1BIX0NOVF9DTEtQT0xfU0hJRlQgICAgICAgICAyOAo+PiArI2RlZmluZSBT RU5JTkZfVEc0X1BIX0NOVF9DTEtQT0xfTUFTSyAgICAgICAgICAoMHgxIDw8IDI4KQo+PiArI2Rl ZmluZSBTRU5JTkZfVEc0X1BIX0NOVF9BRENMS19FTl9TSElGVCAgICAgICAyOQo+PiArI2RlZmlu ZSBTRU5JTkZfVEc0X1BIX0NOVF9BRENMS19FTl9NQVNLICAgICAgICAoMHgxIDw8IDI5KQo+PiAr I2RlZmluZSBTRU5JTkZfVEc0X1BIX0NOVF9QQ0VOX1NISUZUICAgICAgICAgICAzMQo+PiArI2Rl ZmluZSBTRU5JTkZfVEc0X1BIX0NOVF9QQ0VOX01BU0sgICAgICAgICAgICAoMHgxIDw8IDMxKQo+ PiArI2RlZmluZSBTRU5JTkZfVEc0X1NFTl9DSyAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgMHgzNjA0Cj4+ICsjZGVmaW5lIFNFTklORl9URzRfU0VOX0NLX0NMS0ZMX1NISUZU ICAgICAgICAgIDAKPj4gKyNkZWZpbmUgU0VOSU5GX1RHNF9TRU5fQ0tfQ0xLRkxfTUFTSyAgICAg ICAgICAgKDB4M2YgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GX1RHNF9TRU5fQ0tfQ0xLUlNfU0hJ RlQgICAgICAgICAgOAo+PiArI2RlZmluZSBTRU5JTkZfVEc0X1NFTl9DS19DTEtSU19NQVNLICAg ICAgICAgICAoMHgzZiA8PCA4KQo+PiArI2RlZmluZSBTRU5JTkZfVEc0X1NFTl9DS19DTEtDTlRf U0hJRlQgICAgICAgICAxNgo+PiArI2RlZmluZSBTRU5JTkZfVEc0X1NFTl9DS19DTEtDTlRfTUFT SyAgICAgICAgICAoMHgzZiA8PCAxNikKPj4gKyNkZWZpbmUgU0VOSU5GX1RHNF9UTV9DVEwgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MzYwOAo+PiArI2RlZmluZSBTRU5J TkZfVEc0X1RNX0NUTF9UTV9FTl9TSElGVCAgICAgICAgICAwCj4+ICsjZGVmaW5lIFNFTklORl9U RzRfVE1fQ1RMX1RNX0VOX01BU0sgICAgICAgICAgICgweDEgPDwgMCkKPj4gKyNkZWZpbmUgU0VO SU5GX1RHNF9UTV9DVExfVE1fUlNUX1NISUZUICAgICAgICAgMQo+PiArI2RlZmluZSBTRU5JTkZf VEc0X1RNX0NUTF9UTV9SU1RfTUFTSyAgICAgICAgICAoMHgxIDw8IDEpCj4+ICsjZGVmaW5lIFNF TklORl9URzRfVE1fQ1RMX1RNX0ZNVF9TSElGVCAgICAgICAgIDIKPj4gKyNkZWZpbmUgU0VOSU5G X1RHNF9UTV9DVExfVE1fRk1UX01BU0sgICAgICAgICAgKDB4MSA8PCAyKQo+PiArI2RlZmluZSBT RU5JTkZfVEc0X1RNX0NUTF9UTV9QQVRfU0hJRlQgICAgICAgICA0Cj4+ICsjZGVmaW5lIFNFTklO Rl9URzRfVE1fQ1RMX1RNX1BBVF9NQVNLICAgICAgICAgICgweGYgPDwgNCkKPj4gKyNkZWZpbmUg U0VOSU5GX1RHNF9UTV9DVExfVE1fVlNZTkNfU0hJRlQgICAgICAgOAo+PiArI2RlZmluZSBTRU5J TkZfVEc0X1RNX0NUTF9UTV9WU1lOQ19NQVNLICAgICAgICAoMHhmZiA8PCA4KQo+PiArI2RlZmlu ZSBTRU5JTkZfVEc0X1RNX0NUTF9UTV9EVU1NWVBYTF9TSElGVCAgICAxNgo+PiArI2RlZmluZSBT RU5JTkZfVEc0X1RNX0NUTF9UTV9EVU1NWVBYTF9NQVNLICAgICAoMHhmZiA8PCAxNikKPj4gKyNk ZWZpbmUgU0VOSU5GX1RHNF9UTV9TSVpFICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgIDB4MzYwQwo+PiArI2RlZmluZSBTRU5JTkZfVEc0X1RNX1NJWkVfVE1fUFhMX1NISUZUICAg ICAgICAwCj4+ICsjZGVmaW5lIFNFTklORl9URzRfVE1fU0laRV9UTV9QWExfTUFTSyAgICAgICAg ICgweDFmZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GX1RHNF9UTV9TSVpFX1RNX0xJTkVfU0hJ RlQgICAgICAgMTYKPj4gKyNkZWZpbmUgU0VOSU5GX1RHNF9UTV9TSVpFX1RNX0xJTkVfTUFTSyAg ICAgICAgKDB4M2ZmZiA8PCAxNikKPj4gKyNkZWZpbmUgU0VOSU5GX1RHNF9UTV9DTEsgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MzYxMAo+PiArI2RlZmluZSBTRU5JTkZf VEc0X1RNX0NMS19UTV9DTEtfQ05UX1NISUZUICAgICAwCj4+ICsjZGVmaW5lIFNFTklORl9URzRf VE1fQ0xLX1RNX0NMS19DTlRfTUFTSyAgICAgICgweGYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5G X1RHNF9UTV9DTEtfVE1fQ0xSQkFSX09GVF9TSElGVCAgMTYKPj4gKyNkZWZpbmUgU0VOSU5GX1RH NF9UTV9DTEtfVE1fQ0xSQkFSX09GVF9NQVNLICAgKDB4M2ZmIDw8IDE2KQo+PiArI2RlZmluZSBT RU5JTkZfVEc0X1RNX0NMS19UTV9DTFJCQVJfSURYX1NISUZUICAyOAo+PiArI2RlZmluZSBTRU5J TkZfVEc0X1RNX0NMS19UTV9DTFJCQVJfSURYX01BU0sgICAoMHg3IDw8IDI4KQo+PiArI2RlZmlu ZSBTRU5JTkZfVEc0X1RNX1NUUCAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg MHgzNjE0Cj4+ICsjZGVmaW5lIFNFTklORl9URzRfVE1fU1RQX1RHMV9UTV9TVFBfU0hJRlQgICAg IDAKPj4gKyNkZWZpbmUgU0VOSU5GX1RHNF9UTV9TVFBfVEcxX1RNX1NUUF9NQVNLICAgICAgKDB4 ZmZmZmZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04yNF9DU0kzICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgIDB4MzgyNAo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjI0 X0NTSTNfQ1NJMF9CSVNUX05VTV9TSElGVCAwCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMjRfQ1NJ M19DU0kwX0JJU1RfTlVNX01BU0sgICgweDMgPDwgMCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04y NF9DU0kzX0NTSTBfQklTVF9FTl9TSElGVCAgMgo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjI0X0NT STNfQ1NJMF9CSVNUX0VOX01BU0sgICAoMHgxIDw8IDIpCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09O MjRfQ1NJM19DU0kwX0JJU1RfRklYX1BBVF9TSElGVCA1Cj4+ICsjZGVmaW5lIE1JUElfUlhfQ09O MjRfQ1NJM19DU0kwX0JJU1RfRklYX1BBVF9NQVNLICgweDEgPDwgNSkKPj4gKyNkZWZpbmUgTUlQ SV9SWF9DT04yNF9DU0kzX0NTSTBfQklTVF9DTEtfU0VMX1NISUZUIDYKPj4gKyNkZWZpbmUgTUlQ SV9SWF9DT04yNF9DU0kzX0NTSTBfQklTVF9DTEtfU0VMX01BU0sgKDB4MSA8PCA2KQo+PiArI2Rl ZmluZSBNSVBJX1JYX0NPTjI0X0NTSTNfQ1NJMF9CSVNUX0NMSzRYX1NFTF9TSElGVCA3Cj4+ICsj ZGVmaW5lIE1JUElfUlhfQ09OMjRfQ1NJM19DU0kwX0JJU1RfQ0xLNFhfU0VMX01BU0sgKDB4MSA8 PCA3KQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjI0X0NTSTNfQ1NJMF9CSVNUX1RFUk1fREVMQVlf U0hJRlQgOAo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjI0X0NTSTNfQ1NJMF9CSVNUX1RFUk1fREVM QVlfTUFTSyAoMHhmZiA8PCA4KQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjI0X0NTSTNfQ1NJMF9C SVNUX1NFVFRMRV9ERUxBWV9TSElGVCAxNgo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjI0X0NTSTNf Q1NJMF9CSVNUX1NFVFRMRV9ERUxBWV9NQVNLICgweGZmIDw8IDE2KQo+PiArI2RlZmluZSBNSVBJ X1JYX0NPTjI0X0NTSTNfQ1NJMF9CSVNUX0xOMF9NVVhfU0hJRlQgMjQKPj4gKyNkZWZpbmUgTUlQ SV9SWF9DT04yNF9DU0kzX0NTSTBfQklTVF9MTjBfTVVYX01BU0sgKDB4MyA8PCAyNCkKPj4gKyNk ZWZpbmUgTUlQSV9SWF9DT04yNF9DU0kzX0NTSTBfQklTVF9MTjFfTVVYX1NISUZUIDI2Cj4+ICsj ZGVmaW5lIE1JUElfUlhfQ09OMjRfQ1NJM19DU0kwX0JJU1RfTE4xX01VWF9NQVNLICgweDMgPDwg MjYpCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMjRfQ1NJM19DU0kwX0JJU1RfTE4yX01VWF9TSElG VCAyOAo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjI0X0NTSTNfQ1NJMF9CSVNUX0xOMl9NVVhfTUFT SyAoMHgzIDw8IDI4KQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjI0X0NTSTNfQ1NJMF9CSVNUX0xO M19NVVhfU0hJRlQgMzAKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04yNF9DU0kzX0NTSTBfQklTVF9M TjNfTVVYX01BU0sgKDB4MyA8PCAzMCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04yOF9DU0kzICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MzgyOAo+PiArI2RlZmluZSBNSVBJ X1JYX0NPTjI4X0NTSTNfQ1NJMF9CSVNUX1NUQVJUX1NISUZUIDAKPj4gKyNkZWZpbmUgTUlQSV9S WF9DT04yOF9DU0kzX0NTSTBfQklTVF9TVEFSVF9NQVNLICgweDEgPDwgMCkKPj4gKyNkZWZpbmUg TUlQSV9SWF9DT04yOF9DU0kzX0NTSTBfQklTVF9EQVRBX09LX1NISUZUIDEKPj4gKyNkZWZpbmUg TUlQSV9SWF9DT04yOF9DU0kzX0NTSTBfQklTVF9EQVRBX09LX01BU0sgKDB4MSA8PCAxKQo+PiAr I2RlZmluZSBNSVBJX1JYX0NPTjI4X0NTSTNfQ1NJMF9CSVNUX0hTX0ZTTV9PS19TSElGVCAyCj4+ ICsjZGVmaW5lIE1JUElfUlhfQ09OMjhfQ1NJM19DU0kwX0JJU1RfSFNfRlNNX09LX01BU0sgKDB4 MSA8PCAyKQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjI4X0NTSTNfQ1NJMF9CSVNUX0xBTkVfRlNN X09LX1NISUZUIDMKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04yOF9DU0kzX0NTSTBfQklTVF9MQU5F X0ZTTV9PS19NQVNLICgweDEgPDwgMykKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04yOF9DU0kzX0NT STBfQklTVF9DU0kyX0RBVEFfT0tfU0hJRlQgNAo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjI4X0NT STNfQ1NJMF9CSVNUX0NTSTJfREFUQV9PS19NQVNLICgweDEgPDwgNCkKPj4gKyNkZWZpbmUgTUlQ SV9SWF9DT04zNF9DU0kzICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4Mzgz NAo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjM0X0NTSTNfQklTVF9NT0RFX1NISUZUICAgICAwCj4+ ICsjZGVmaW5lIE1JUElfUlhfQ09OMzRfQ1NJM19CSVNUX01PREVfTUFTSyAgICAgICgweDEgPDwg MCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04zNF9DU0kzX0NTSTBfQklTVF9IU0RFVF9NVVhfU0hJ RlQgMjIKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04zNF9DU0kzX0NTSTBfQklTVF9IU0RFVF9NVVhf TUFTSyAoMHgzIDw8IDIyKQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjM0X0NTSTNfQ1NJMF9CSVNU X0xONF9NVVhfU0hJRlQgMjQKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04zNF9DU0kzX0NTSTBfQklT VF9MTjRfTVVYX01BU0sgKDB4MyA8PCAyNCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04zNF9DU0kz X0NTSTBfQklTVF9MTjVfTVVYX1NISUZUIDI2Cj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMzRfQ1NJ M19DU0kwX0JJU1RfTE41X01VWF9NQVNLICgweDMgPDwgMjYpCj4+ICsjZGVmaW5lIE1JUElfUlhf Q09OMzRfQ1NJM19DU0kwX0JJU1RfTE42X01VWF9TSElGVCAyOAo+PiArI2RlZmluZSBNSVBJX1JY X0NPTjM0X0NTSTNfQ1NJMF9CSVNUX0xONl9NVVhfTUFTSyAoMHgzIDw8IDI4KQo+PiArI2RlZmlu ZSBNSVBJX1JYX0NPTjM0X0NTSTNfQ1NJMF9CSVNUX0xON19NVVhfU0hJRlQgMzAKPj4gKyNkZWZp bmUgTUlQSV9SWF9DT04zNF9DU0kzX0NTSTBfQklTVF9MTjdfTVVYX01BU0sgKDB4MyA8PCAzMCkK Pj4gKyNkZWZpbmUgTUlQSV9SWF9DT04zOF9DU0kzICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgIDB4MzgzOAo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjM4X0NTSTNfTUlQSV9SWF9T V19DVFJMX01PREVfU0hJRlQgMAo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjM4X0NTSTNfTUlQSV9S WF9TV19DVFJMX01PREVfTUFTSyAoMHgxIDw8IDApCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMzhf Q1NJM19NSVBJX1JYX1NXX0NBTF9NT0RFX1NISUZUIDEKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04z OF9DU0kzX01JUElfUlhfU1dfQ0FMX01PREVfTUFTSyAoMHgxIDw8IDEpCj4+ICsjZGVmaW5lIE1J UElfUlhfQ09OMzhfQ1NJM19NSVBJX1JYX0hXX0NBTF9TVEFSVF9TSElGVCAyCj4+ICsjZGVmaW5l IE1JUElfUlhfQ09OMzhfQ1NJM19NSVBJX1JYX0hXX0NBTF9TVEFSVF9NQVNLICgweDEgPDwgMikK Pj4gKyNkZWZpbmUgTUlQSV9SWF9DT04zOF9DU0kzX01JUElfUlhfSFdfQ0FMX09QVElPTl9TSElG VCAzCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMzhfQ1NJM19NSVBJX1JYX0hXX0NBTF9PUFRJT05f TUFTSyAoMHgxIDw8IDMpCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMzhfQ1NJM19NSVBJX1JYX1NX X1JTVF9TSElGVCA0Cj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMzhfQ1NJM19NSVBJX1JYX1NXX1JT VF9NQVNLICgweDFmIDw8IDQpCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMzhfQ1NJM19NSVBJX1JY X1NXX0NQSFlfVFhfTU9ERV9TSElGVCA5Cj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMzhfQ1NJM19N SVBJX1JYX1NXX0NQSFlfVFhfTU9ERV9NQVNLICgweDEgPDwgOSkKPj4gKyNkZWZpbmUgTUlQSV9S WF9DT04zOF9DU0kzX01JUElfUlhfU1dfQ1BIWV9SWF9NT0RFX1NISUZUIDEwCj4+ICsjZGVmaW5l IE1JUElfUlhfQ09OMzhfQ1NJM19NSVBJX1JYX1NXX0NQSFlfUlhfTU9ERV9NQVNLICgweDEgPDwg MTApCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMzhfQ1NJM19SR19DS1BIQVNFX1RSSU8wX1NISUZU IDE2Cj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMzhfQ1NJM19SR19DS1BIQVNFX1RSSU8wX01BU0sg KDB4MWYgPDwgMTYpCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMzhfQ1NJM19SR19DS1BIQVNFX1RS SU8xX1NISUZUIDIyCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMzhfQ1NJM19SR19DS1BIQVNFX1RS SU8xX01BU0sgKDB4MWYgPDwgMjIpCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMzhfQ1NJM19SR19D S1BIQVNFX1RSSU8yX1NISUZUIDI3Cj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMzhfQ1NJM19SR19D S1BIQVNFX1RSSU8yX01BU0sgKDB4MWYgPDwgMjcpCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OM0Nf Q1NJMyAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDM4M0MKPj4gKyNkZWZp bmUgTUlQSV9SWF9DT04zQ19DU0kzX01JUElfUlhfU1dfQ1RSTF9fU0hJRlQgMAo+PiArI2RlZmlu ZSBNSVBJX1JYX0NPTjNDX0NTSTNfTUlQSV9SWF9TV19DVFJMX19NQVNLICgweGZmZmZmZmZmIDw8 IDApCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09ON0NfQ1NJMyAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAweDM4N0MKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT043Q19DU0kzX0RBX0NT STBfTE5SRDBfSFNSWF9ERUxBWV9FTl9TSElGVCAwCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09ON0Nf Q1NJM19EQV9DU0kwX0xOUkQwX0hTUlhfREVMQVlfRU5fTUFTSyAoMHgxIDw8IDApCj4+ICsjZGVm aW5lIE1JUElfUlhfQ09ON0NfQ1NJM19EQV9DU0kwX0xOUkQwX0hTUlhfREVMQVlfQVBQTFlfU0hJ RlQgMQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjdDX0NTSTNfREFfQ1NJMF9MTlJEMF9IU1JYX0RF TEFZX0FQUExZX01BU0sgKDB4MSA8PCAxKQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjdDX0NTSTNf REFfQ1NJMF9MTlJEMF9IU1JYX0RFTEFZX0NPREVfU0hJRlQgMgo+PiArI2RlZmluZSBNSVBJX1JY X0NPTjdDX0NTSTNfREFfQ1NJMF9MTlJEMF9IU1JYX0RFTEFZX0NPREVfTUFTSyAoMHgzZiA8PCAy KQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjgwX0NTSTMgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgMHgzODgwCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OODBfQ1NJM19EQV9DU0kw X0xOUkQxX0hTUlhfREVMQVlfRU5fU0hJRlQgMAo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjgwX0NT STNfREFfQ1NJMF9MTlJEMV9IU1JYX0RFTEFZX0VOX01BU0sgKDB4MSA8PCAwKQo+PiArI2RlZmlu ZSBNSVBJX1JYX0NPTjgwX0NTSTNfREFfQ1NJMF9MTlJEMV9IU1JYX0RFTEFZX0FQUExZX1NISUZU IDEKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT044MF9DU0kzX0RBX0NTSTBfTE5SRDFfSFNSWF9ERUxB WV9BUFBMWV9NQVNLICgweDEgPDwgMSkKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT044MF9DU0kzX0RB X0NTSTBfTE5SRDFfSFNSWF9ERUxBWV9DT0RFX1NISUZUIDIKPj4gKyNkZWZpbmUgTUlQSV9SWF9D T044MF9DU0kzX0RBX0NTSTBfTE5SRDFfSFNSWF9ERUxBWV9DT0RFX01BU0sgKDB4M2YgPDwgMikK Pj4gKyNkZWZpbmUgTUlQSV9SWF9DT044NF9DU0kzICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgIDB4Mzg4NAo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjg0X0NTSTNfREFfQ1NJMF9M TlJEMl9IU1JYX0RFTEFZX0VOX1NISUZUIDAKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT044NF9DU0kz X0RBX0NTSTBfTE5SRDJfSFNSWF9ERUxBWV9FTl9NQVNLICgweDEgPDwgMCkKPj4gKyNkZWZpbmUg TUlQSV9SWF9DT044NF9DU0kzX0RBX0NTSTBfTE5SRDJfSFNSWF9ERUxBWV9BUFBMWV9TSElGVCAx Cj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OODRfQ1NJM19EQV9DU0kwX0xOUkQyX0hTUlhfREVMQVlf QVBQTFlfTUFTSyAoMHgxIDw8IDEpCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OODRfQ1NJM19EQV9D U0kwX0xOUkQyX0hTUlhfREVMQVlfQ09ERV9TSElGVCAyCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09O ODRfQ1NJM19EQV9DU0kwX0xOUkQyX0hTUlhfREVMQVlfQ09ERV9NQVNLICgweDNmIDw8IDIpCj4+ ICsjZGVmaW5lIE1JUElfUlhfQ09OODhfQ1NJMyAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAweDM4ODgKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT044OF9DU0kzX0RBX0NTSTBfTE5S RDNfSFNSWF9ERUxBWV9FTl9TSElGVCAwCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OODhfQ1NJM19E QV9DU0kwX0xOUkQzX0hTUlhfREVMQVlfRU5fTUFTSyAoMHgxIDw8IDApCj4+ICsjZGVmaW5lIE1J UElfUlhfQ09OODhfQ1NJM19EQV9DU0kwX0xOUkQzX0hTUlhfREVMQVlfQVBQTFlfU0hJRlQgMQo+ PiArI2RlZmluZSBNSVBJX1JYX0NPTjg4X0NTSTNfREFfQ1NJMF9MTlJEM19IU1JYX0RFTEFZX0FQ UExZX01BU0sgKDB4MSA8PCAxKQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjg4X0NTSTNfREFfQ1NJ MF9MTlJEM19IU1JYX0RFTEFZX0NPREVfU0hJRlQgMgo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjg4 X0NTSTNfREFfQ1NJMF9MTlJEM19IU1JYX0RFTEFZX0NPREVfTUFTSyAoMHgzZiA8PCAyKQo+PiAr I2RlZmluZSBNSVBJX1JYX0NPTjhDX0NTSTMgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgMHgzODhDCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OOENfQ1NJM19SR19DU0kwX0xOUkQw X0hTUlhfREVMQVlfRU5fU0hJRlQgMAo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjhDX0NTSTNfUkdf Q1NJMF9MTlJEMF9IU1JYX0RFTEFZX0VOX01BU0sgKDB4MSA8PCAwKQo+PiArI2RlZmluZSBNSVBJ X1JYX0NPTjhDX0NTSTNfUkdfQ1NJMF9MTlJEMF9IU1JYX0RFTEFZX0FQUExZX1NISUZUIDEKPj4g KyNkZWZpbmUgTUlQSV9SWF9DT044Q19DU0kzX1JHX0NTSTBfTE5SRDBfSFNSWF9ERUxBWV9BUFBM WV9NQVNLICgweDEgPDwgMSkKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT044Q19DU0kzX1JHX0NTSTBf TE5SRDBfSFNSWF9ERUxBWV9DT0RFX1NISUZUIDIKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT044Q19D U0kzX1JHX0NTSTBfTE5SRDBfSFNSWF9ERUxBWV9DT0RFX01BU0sgKDB4M2YgPDwgMikKPj4gKyNk ZWZpbmUgTUlQSV9SWF9DT045MF9DU0kzICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgIDB4Mzg5MAo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjkwX0NTSTNfUkdfQ1NJMF9MTlJEMV9I U1JYX0RFTEFZX0VOX1NISUZUIDAKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT045MF9DU0kzX1JHX0NT STBfTE5SRDFfSFNSWF9ERUxBWV9FTl9NQVNLICgweDEgPDwgMCkKPj4gKyNkZWZpbmUgTUlQSV9S WF9DT045MF9DU0kzX1JHX0NTSTBfTE5SRDFfSFNSWF9ERUxBWV9BUFBMWV9TSElGVCAxCj4+ICsj ZGVmaW5lIE1JUElfUlhfQ09OOTBfQ1NJM19SR19DU0kwX0xOUkQxX0hTUlhfREVMQVlfQVBQTFlf TUFTSyAoMHgxIDw8IDEpCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OOTBfQ1NJM19SR19DU0kwX0xO UkQxX0hTUlhfREVMQVlfQ09ERV9TSElGVCAyCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OOTBfQ1NJ M19SR19DU0kwX0xOUkQxX0hTUlhfREVMQVlfQ09ERV9NQVNLICgweDNmIDw8IDIpCj4+ICsjZGVm aW5lIE1JUElfUlhfQ09OOTRfQ1NJMyAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAweDM4OTQKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT045NF9DU0kzX1JHX0NTSTBfTE5SRDJfSFNS WF9ERUxBWV9FTl9TSElGVCAwCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OOTRfQ1NJM19SR19DU0kw X0xOUkQyX0hTUlhfREVMQVlfRU5fTUFTSyAoMHgxIDw8IDApCj4+ICsjZGVmaW5lIE1JUElfUlhf Q09OOTRfQ1NJM19SR19DU0kwX0xOUkQyX0hTUlhfREVMQVlfQVBQTFlfU0hJRlQgMQo+PiArI2Rl ZmluZSBNSVBJX1JYX0NPTjk0X0NTSTNfUkdfQ1NJMF9MTlJEMl9IU1JYX0RFTEFZX0FQUExZX01B U0sgKDB4MSA8PCAxKQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjk0X0NTSTNfUkdfQ1NJMF9MTlJE Ml9IU1JYX0RFTEFZX0NPREVfU0hJRlQgMgo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjk0X0NTSTNf UkdfQ1NJMF9MTlJEMl9IU1JYX0RFTEFZX0NPREVfTUFTSyAoMHgzZiA8PCAyKQo+PiArI2RlZmlu ZSBNSVBJX1JYX0NPTjk4X0NTSTMgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg MHgzODk4Cj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OOThfQ1NJM19SR19DU0kwX0xOUkQzX0hTUlhf REVMQVlfRU5fU0hJRlQgMAo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjk4X0NTSTNfUkdfQ1NJMF9M TlJEM19IU1JYX0RFTEFZX0VOX01BU0sgKDB4MSA8PCAwKQo+PiArI2RlZmluZSBNSVBJX1JYX0NP Tjk4X0NTSTNfUkdfQ1NJMF9MTlJEM19IU1JYX0RFTEFZX0FQUExZX1NISUZUIDEKPj4gKyNkZWZp bmUgTUlQSV9SWF9DT045OF9DU0kzX1JHX0NTSTBfTE5SRDNfSFNSWF9ERUxBWV9BUFBMWV9NQVNL ICgweDEgPDwgMSkKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT045OF9DU0kzX1JHX0NTSTBfTE5SRDNf SFNSWF9ERUxBWV9DT0RFX1NISUZUIDIKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT045OF9DU0kzX1JH X0NTSTBfTE5SRDNfSFNSWF9ERUxBWV9DT0RFX01BU0sgKDB4M2YgPDwgMikKPj4gKyNkZWZpbmUg TUlQSV9SWF9DT05BMF9DU0kzICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4 MzhBMAo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkEwX0NTSTNfUkdfQ1NJMF9MTlJDX0hTUlhfREVM QVlfRU5fU0hJRlQgMAo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkEwX0NTSTNfUkdfQ1NJMF9MTlJD X0hTUlhfREVMQVlfRU5fTUFTSyAoMHgxIDw8IDApCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OQTBf Q1NJM19SR19DU0kwX0xOUkNfSFNSWF9ERUxBWV9BUFBMWV9TSElGVCAxCj4+ICsjZGVmaW5lIE1J UElfUlhfQ09OQTBfQ1NJM19SR19DU0kwX0xOUkNfSFNSWF9ERUxBWV9BUFBMWV9NQVNLICgweDEg PDwgMSkKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT05BMF9DU0kzX1JHX0NTSTBfTE5SQ19IU1JYX0RF TEFZX0NPREVfU0hJRlQgMgo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkEwX0NTSTNfUkdfQ1NJMF9M TlJDX0hTUlhfREVMQVlfQ09ERV9NQVNLICgweDNmIDw8IDIpCj4+ICsjZGVmaW5lIE1JUElfUlhf Q09OQjBfQ1NJMyAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDM4QjAKPj4g KyNkZWZpbmUgTUlQSV9SWF9DT05CMF9DU0kzX0RFTEFZX0FQUExZX01PREVfU0hJRlQgMAo+PiAr I2RlZmluZSBNSVBJX1JYX0NPTkIwX0NTSTNfREVMQVlfQVBQTFlfTU9ERV9NQVNLICgweGYgPDwg MCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT05CMF9DU0kzX0RFU0tFV19TV19SU1RfU0hJRlQgNwo+ PiArI2RlZmluZSBNSVBJX1JYX0NPTkIwX0NTSTNfREVTS0VXX1NXX1JTVF9NQVNLICAoMHgxIDw8 IDcpCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OQjBfQ1NJM19ERVNLRVdfVFJJR0dFUl9NT0RFX1NI SUZUIDgKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT05CMF9DU0kzX0RFU0tFV19UUklHR0VSX01PREVf TUFTSyAoMHg3IDw8IDgpCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OQjBfQ1NJM19ERVNLRVdfQUND X01PREVfU0hJRlQgMTIKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT05CMF9DU0kzX0RFU0tFV19BQ0Nf TU9ERV9NQVNLICgweGYgPDwgMTIpCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OQjBfQ1NJM19ERVNL RVdfQ1NJMl9SU1RfRU5BQkxFX1NISUZUIDE2Cj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OQjBfQ1NJ M19ERVNLRVdfQ1NJMl9SU1RfRU5BQkxFX01BU0sgKDB4MSA8PCAxNikKPj4gKyNkZWZpbmUgTUlQ SV9SWF9DT05CMF9DU0kzX0RFU0tFV19JUF9TRUxfU0hJRlQgMzAKPj4gKyNkZWZpbmUgTUlQSV9S WF9DT05CMF9DU0kzX0RFU0tFV19JUF9TRUxfTUFTSyAgKDB4MSA8PCAzMCkKPj4gKyNkZWZpbmUg TUlQSV9SWF9DT05CMF9DU0kzX0RFU0tFV19FTkFCTEVfU0hJRlQgMzEKPj4gKyNkZWZpbmUgTUlQ SV9SWF9DT05CMF9DU0kzX0RFU0tFV19FTkFCTEVfTUFTSyAgKDB4MSA8PCAzMSkKPj4gKyNkZWZp bmUgTUlQSV9SWF9DT05CNF9DU0kzICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg IDB4MzhCNAo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkI0X0NTSTNfU1lOQ19DT0RFX01BU0tfU0hJ RlQgMAo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkI0X0NTSTNfU1lOQ19DT0RFX01BU0tfTUFTSyAo MHhmZmZmIDw8IDApCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OQjRfQ1NJM19FWFBFQ1RFRF9TWU5D X0NPREVfU0hJRlQgMTYKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT05CNF9DU0kzX0VYUEVDVEVEX1NZ TkNfQ09ERV9NQVNLICgweGZmZmYgPDwgMTYpCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OQjhfQ1NJ MyAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDM4QjgKPj4gKyNkZWZpbmUg TUlQSV9SWF9DT05COF9DU0kzX0RFU0tFV19TRVRVUF9USU1FX1NISUZUIDAKPj4gKyNkZWZpbmUg TUlQSV9SWF9DT05COF9DU0kzX0RFU0tFV19TRVRVUF9USU1FX01BU0sgKDB4ZiA8PCAwKQo+PiAr I2RlZmluZSBNSVBJX1JYX0NPTkI4X0NTSTNfREVTS0VXX0hPTERfVElNRV9TSElGVCA4Cj4+ICsj ZGVmaW5lIE1JUElfUlhfQ09OQjhfQ1NJM19ERVNLRVdfSE9MRF9USU1FX01BU0sgKDB4ZiA8PCA4 KQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkI4X0NTSTNfREVTS0VXX1RJTUVfT1VUX1NISUZUIDE2 Cj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OQjhfQ1NJM19ERVNLRVdfVElNRV9PVVRfTUFTSyAoMHhm ZiA8PCAxNikKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT05COF9DU0kzX0RFU0tFV19USU1FX09VVF9F Tl9TSElGVCAyNAo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkI4X0NTSTNfREVTS0VXX1RJTUVfT1VU X0VOX01BU0sgKDB4MSA8PCAyNCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT05CQ19DU0kzICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4MzhCQwo+PiArI2RlZmluZSBNSVBJX1JY X0NPTkJDX0NTSTNfREVTS0VXX0RFVEVDVElPTl9NT0RFX1NISUZUIDAKPj4gKyNkZWZpbmUgTUlQ SV9SWF9DT05CQ19DU0kzX0RFU0tFV19ERVRFQ1RJT05fTU9ERV9NQVNLICgweGYgPDwgMCkKPj4g KyNkZWZpbmUgTUlQSV9SWF9DT05CQ19DU0kzX0RFU0tFV19ERVRFQ1RJT05fQ05UX1NISUZUIDgK Pj4gKyNkZWZpbmUgTUlQSV9SWF9DT05CQ19DU0kzX0RFU0tFV19ERVRFQ1RJT05fQ05UX01BU0sg KDB4N2YgPDwgOCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT05CQ19DU0kzX0RFU0tFV19ERUxBWV9B UFBMWV9NT0RFX1NISUZUIDE2Cj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OQkNfQ1NJM19ERVNLRVdf REVMQVlfQVBQTFlfTU9ERV9NQVNLICgweGYgPDwgMTYpCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09O QkNfQ1NJM19ERVNLRVdfTEFORV9OVU1CRVJfU0hJRlQgMjQKPj4gKyNkZWZpbmUgTUlQSV9SWF9D T05CQ19DU0kzX0RFU0tFV19MQU5FX05VTUJFUl9NQVNLICgweDMgPDwgMjQpCj4+ICsjZGVmaW5l IE1JUElfUlhfQ09OQzBfQ1NJMyAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAw eDM4QzAKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT05DMF9DU0kzX0RFU0tFV19JTlRFUlJVUFRfRU5B QkxFX1NISUZUIDAKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT05DMF9DU0kzX0RFU0tFV19JTlRFUlJV UFRfRU5BQkxFX01BU0sgKDB4ZmZmZiA8PCAwKQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkMwX0NT STNfREVTS0VXX0lOVEVSUlVQVF9XMUNfRU5fU0hJRlQgMzEKPj4gKyNkZWZpbmUgTUlQSV9SWF9D T05DMF9DU0kzX0RFU0tFV19JTlRFUlJVUFRfVzFDX0VOX01BU0sgKDB4MSA8PCAzMSkKPj4gKyNk ZWZpbmUgTUlQSV9SWF9DT05DNF9DU0kzICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgIDB4MzhDNAo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkM0X0NTSTNfREVTS0VXX0lOVEVSUlVQ VF9TVEFUVVNfU0hJRlQgMAo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkM0X0NTSTNfREVTS0VXX0lO VEVSUlVQVF9TVEFUVVNfTUFTSyAoMHhmZmZmIDw8IDApCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09O QzhfQ1NJMyAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDM4QzgKPj4gKyNk ZWZpbmUgTUlQSV9SWF9DT05DOF9DU0kzX0RFU0tFV19ERUJVR19NVVhfU0VMRUNUX1NISUZUIDAK Pj4gKyNkZWZpbmUgTUlQSV9SWF9DT05DOF9DU0kzX0RFU0tFV19ERUJVR19NVVhfU0VMRUNUX01B U0sgKDB4ZmYgPDwgMCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT05DQ19DU0kzICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgIDB4MzhDQwo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkND X0NTSTNfREVTS0VXX0RFQlVHX09VVFBVVFNfU0hJRlQgMAo+PiArI2RlZmluZSBNSVBJX1JYX0NP TkNDX0NTSTNfREVTS0VXX0RFQlVHX09VVFBVVFNfTUFTSyAoMHhmZmZmZmZmZiA8PCAwKQo+PiAr I2RlZmluZSBNSVBJX1JYX0NPTkQwX0NTSTMgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgMHgzOEQwCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09ORDBfQ1NJM19ERVNLRVdfREVMQVlf TEVOR1RIX1NISUZUIDAKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT05EMF9DU0kzX0RFU0tFV19ERUxB WV9MRU5HVEhfTUFTSyAoMHgzZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfQ1RMICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgzQTAwCj4+ICsjZGVmaW5lIFNF TklORjRfQ1NJMl9DVExfREFUQV9MQU5FMF9FTl9TSElGVCAgIDAKPj4gKyNkZWZpbmUgU0VOSU5G NF9DU0kyX0NUTF9EQVRBX0xBTkUwX0VOX01BU0sgICAgKDB4MSA8PCAwKQo+PiArI2RlZmluZSBT RU5JTkY0X0NTSTJfQ1RMX0RBVEFfTEFORTFfRU5fU0hJRlQgICAxCj4+ICsjZGVmaW5lIFNFTklO RjRfQ1NJMl9DVExfREFUQV9MQU5FMV9FTl9NQVNLICAgICgweDEgPDwgMSkKPj4gKyNkZWZpbmUg U0VOSU5GNF9DU0kyX0NUTF9EQVRBX0xBTkUyX0VOX1NISUZUICAgMgo+PiArI2RlZmluZSBTRU5J TkY0X0NTSTJfQ1RMX0RBVEFfTEFORTJfRU5fTUFTSyAgICAoMHgxIDw8IDIpCj4+ICsjZGVmaW5l IFNFTklORjRfQ1NJMl9DVExfREFUQV9MQU5FM19FTl9TSElGVCAgIDMKPj4gKyNkZWZpbmUgU0VO SU5GNF9DU0kyX0NUTF9EQVRBX0xBTkUzX0VOX01BU0sgICAgKDB4MSA8PCAzKQo+PiArI2RlZmlu ZSBTRU5JTkY0X0NTSTJfQ1RMX0NMT0NLX0xBTkVfRU5fU0hJRlQgICA0Cj4+ICsjZGVmaW5lIFNF TklORjRfQ1NJMl9DVExfQ0xPQ0tfTEFORV9FTl9NQVNLICAgICgweDEgPDwgNCkKPj4gKyNkZWZp bmUgU0VOSU5GNF9DU0kyX0NUTF9FQ0NfRU5fU0hJRlQgICAgICAgICAgNQo+PiArI2RlZmluZSBT RU5JTkY0X0NTSTJfQ1RMX0VDQ19FTl9NQVNLICAgICAgICAgICAoMHgxIDw8IDUpCj4+ICsjZGVm aW5lIFNFTklORjRfQ1NJMl9DVExfQ1JDX0VOX1NISUZUICAgICAgICAgIDYKPj4gKyNkZWZpbmUg U0VOSU5GNF9DU0kyX0NUTF9DUkNfRU5fTUFTSyAgICAgICAgICAgKDB4MSA8PCA2KQo+PiArI2Rl ZmluZSBTRU5JTkY0X0NTSTJfQ1RMX0hTUlhfREVUX0VOX1NISUZUICAgICA3Cj4+ICsjZGVmaW5l IFNFTklORjRfQ1NJMl9DVExfSFNSWF9ERVRfRU5fTUFTSyAgICAgICgweDEgPDwgNykKPj4gKyNk ZWZpbmUgU0VOSU5GNF9DU0kyX0NUTF9IU19QUlBSX0VOX1NISUZUICAgICAgOAo+PiArI2RlZmlu ZSBTRU5JTkY0X0NTSTJfQ1RMX0hTX1BSUFJfRU5fTUFTSyAgICAgICAoMHgxIDw8IDgpCj4+ICsj ZGVmaW5lIFNFTklORjRfQ1NJMl9DVExfSFNfRU5EX0VOX1NISUZUICAgICAgIDkKPj4gKyNkZWZp bmUgU0VOSU5GNF9DU0kyX0NUTF9IU19FTkRfRU5fTUFTSyAgICAgICAgKDB4MSA8PCA5KQo+PiAr I2RlZmluZSBTRU5JTkY0X0NTSTJfQ1RMX0dFTkVSSUNfTE9OR19QQUNLRVRfRU5fU0hJRlQgMTIK Pj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0NUTF9HRU5FUklDX0xPTkdfUEFDS0VUX0VOX01BU0sg KDB4MSA8PCAxMikKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0NUTF9JTUFHRV9QQUNLRVRfRU5f U0hJRlQgMTMKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0NUTF9JTUFHRV9QQUNLRVRfRU5fTUFT SyAgKDB4MSA8PCAxMykKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0NUTF9CWVRFMlBJWEVMX0VO X1NISUZUICAgMTQKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0NUTF9CWVRFMlBJWEVMX0VOX01B U0sgICAgKDB4MSA8PCAxNCkKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0NUTF9WU19UWVBFX1NI SUZUICAgICAgICAgMTUKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0NUTF9WU19UWVBFX01BU0sg ICAgICAgICAgKDB4MSA8PCAxNSkKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0NUTF9FRF9TRUxf U0hJRlQgICAgICAgICAgMTYKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0NUTF9FRF9TRUxfTUFT SyAgICAgICAgICAgKDB4MSA8PCAxNikKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0NUTF9GTFVT SF9NT0RFX1NISUZUICAgICAgMTgKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0NUTF9GTFVTSF9N T0RFX01BU0sgICAgICAgKDB4MyA8PCAxOCkKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0NUTF9I U19UUkFJTF9FTl9TSElGVCAgICAgMjUKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0NUTF9IU19U UkFJTF9FTl9NQVNLICAgICAgKDB4MSA8PCAyNSkKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0NU TF9DTE9DS19IU19PUFRJT05fU0hJRlQgMjcKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0NUTF9D TE9DS19IU19PUFRJT05fTUFTSyAgKDB4MSA8PCAyNykKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0ky X0NUTF9WU19PVVRfQ1lDTEVfTlVNQkVSX1NISUZUIDI4Cj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJ Ml9DVExfVlNfT1VUX0NZQ0xFX05VTUJFUl9NQVNLICgweDMgPDwgMjgpCj4+ICsjZGVmaW5lIFNF TklORjRfQ1NJMl9MTlJDX1RJTUlORyAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDNB MDQKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0xOUkNfVElNSU5HX0NMT0NLX1RFUk1fUEFSQU1F VEVSX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0xOUkNfVElNSU5HX0NMT0NLX1RF Uk1fUEFSQU1FVEVSX01BU0sgKDB4ZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0xO UkNfVElNSU5HX0NMT0NLX1NFVFRMRV9QQVJBTUVURVJfU0hJRlQgOAo+PiArI2RlZmluZSBTRU5J TkY0X0NTSTJfTE5SQ19USU1JTkdfQ0xPQ0tfU0VUVExFX1BBUkFNRVRFUl9NQVNLICgweGZmIDw8 IDgpCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9MTlJEX1RJTUlORyAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAweDNBMDgKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0xOUkRfVElNSU5H X0RBVEFfVEVSTV9QQVJBTUVURVJfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfTE5S RF9USU1JTkdfREFUQV9URVJNX1BBUkFNRVRFUl9NQVNLICgweGZmIDw8IDApCj4+ICsjZGVmaW5l IFNFTklORjRfQ1NJMl9MTlJEX1RJTUlOR19EQVRBX1NFVFRMRV9QQVJBTUVURVJfU0hJRlQgOAo+ PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfTE5SRF9USU1JTkdfREFUQV9TRVRUTEVfUEFSQU1FVEVS X01BU0sgKDB4ZmYgPDwgOCkKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0RQQ00gICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4M0EwQwo+PiArI2RlZmluZSBTRU5JTkY0X0NT STJfRFBDTV9EUENNX01PREVfU0hJRlQgICAgICAwCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9E UENNX0RQQ01fTU9ERV9NQVNLICAgICAgICgweGYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GNF9D U0kyX0RQQ01fRElfMzBfRFBDTV9FTl9TSElGVCAgNwo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJf RFBDTV9ESV8zMF9EUENNX0VOX01BU0sgICAoMHgxIDw8IDcpCj4+ICsjZGVmaW5lIFNFTklORjRf Q1NJMl9EUENNX0RJXzMxX0RQQ01fRU5fU0hJRlQgIDgKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0ky X0RQQ01fRElfMzFfRFBDTV9FTl9NQVNLICAgKDB4MSA8PCA4KQo+PiArI2RlZmluZSBTRU5JTkY0 X0NTSTJfRFBDTV9ESV8zMl9EUENNX0VOX1NISUZUICA5Cj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJ Ml9EUENNX0RJXzMyX0RQQ01fRU5fTUFTSyAgICgweDEgPDwgOSkKPj4gKyNkZWZpbmUgU0VOSU5G NF9DU0kyX0RQQ01fRElfMzNfRFBDTV9FTl9TSElGVCAgMTAKPj4gKyNkZWZpbmUgU0VOSU5GNF9D U0kyX0RQQ01fRElfMzNfRFBDTV9FTl9NQVNLICAgKDB4MSA8PCAxMCkKPj4gKyNkZWZpbmUgU0VO SU5GNF9DU0kyX0RQQ01fRElfMzRfRFBDTV9FTl9TSElGVCAgMTEKPj4gKyNkZWZpbmUgU0VOSU5G NF9DU0kyX0RQQ01fRElfMzRfRFBDTV9FTl9NQVNLICAgKDB4MSA8PCAxMSkKPj4gKyNkZWZpbmUg U0VOSU5GNF9DU0kyX0RQQ01fRElfMzVfRFBDTV9FTl9TSElGVCAgMTIKPj4gKyNkZWZpbmUgU0VO SU5GNF9DU0kyX0RQQ01fRElfMzVfRFBDTV9FTl9NQVNLICAgKDB4MSA8PCAxMikKPj4gKyNkZWZp bmUgU0VOSU5GNF9DU0kyX0RQQ01fRElfMzZfRFBDTV9FTl9TSElGVCAgMTMKPj4gKyNkZWZpbmUg U0VOSU5GNF9DU0kyX0RQQ01fRElfMzZfRFBDTV9FTl9NQVNLICAgKDB4MSA8PCAxMykKPj4gKyNk ZWZpbmUgU0VOSU5GNF9DU0kyX0RQQ01fRElfMzdfRFBDTV9FTl9TSElGVCAgMTQKPj4gKyNkZWZp bmUgU0VOSU5GNF9DU0kyX0RQQ01fRElfMzdfRFBDTV9FTl9NQVNLICAgKDB4MSA8PCAxNCkKPj4g KyNkZWZpbmUgU0VOSU5GNF9DU0kyX0RQQ01fRElfMkFfRFBDTV9FTl9TSElGVCAgMTUKPj4gKyNk ZWZpbmUgU0VOSU5GNF9DU0kyX0RQQ01fRElfMkFfRFBDTV9FTl9NQVNLICAgKDB4MSA8PCAxNSkK Pj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0lOVF9FTiAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgIDB4M0ExMAo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfSU5UX0VOX0VSUl9GUkFN RV9TWU5DX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0lOVF9FTl9FUlJfRlJBTUVf U1lOQ19NQVNLICgweDEgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0lOVF9FTl9FUlJf SURfU0hJRlQgICAgICAgMQo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfSU5UX0VOX0VSUl9JRF9N QVNLICAgICAgICAoMHgxIDw8IDEpCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9JTlRfRU5fRVJS X0VDQ19OT19FUlJPUl9TSElGVCAyCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9JTlRfRU5fRVJS X0VDQ19OT19FUlJPUl9NQVNLICgweDEgPDwgMikKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0lO VF9FTl9FUlJfRUNDX0NPUlJFQ1RFRF9TSElGVCAzCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9J TlRfRU5fRVJSX0VDQ19DT1JSRUNURURfTUFTSyAoMHgxIDw8IDMpCj4+ICsjZGVmaW5lIFNFTklO RjRfQ1NJMl9JTlRfRU5fRVJSX0VDQ19ET1VCTEVfU0hJRlQgNAo+PiArI2RlZmluZSBTRU5JTkY0 X0NTSTJfSU5UX0VOX0VSUl9FQ0NfRE9VQkxFX01BU0sgKDB4MSA8PCA0KQo+PiArI2RlZmluZSBT RU5JTkY0X0NTSTJfSU5UX0VOX0VSUl9DUkNfU0hJRlQgICAgICA1Cj4+ICsjZGVmaW5lIFNFTklO RjRfQ1NJMl9JTlRfRU5fRVJSX0NSQ19NQVNLICAgICAgICgweDEgPDwgNSkKPj4gKyNkZWZpbmUg U0VOSU5GNF9DU0kyX0lOVF9FTl9FUlJfQ1JDX05PX0VSUk9SX1NISUZUIDYKPj4gKyNkZWZpbmUg U0VOSU5GNF9DU0kyX0lOVF9FTl9FUlJfQ1JDX05PX0VSUk9SX01BU0sgKDB4MSA8PCA2KQo+PiAr I2RlZmluZSBTRU5JTkY0X0NTSTJfSU5UX0VOX0VSUl9NVUxUSV9MQU5FX1NZTkNfU0hJRlQgNwo+ PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfSU5UX0VOX0VSUl9NVUxUSV9MQU5FX1NZTkNfTUFTSyAo MHgxIDw8IDcpCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9JTlRfRU5fRVJSX1NPVF9TWU5DX0hT X0xOUkQwX1NISUZUIDgKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0lOVF9FTl9FUlJfU09UX1NZ TkNfSFNfTE5SRDBfTUFTSyAoMHgxIDw8IDgpCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9JTlRf RU5fRVJSX1NPVF9TWU5DX0hTX0xOUkQxX1NISUZUIDkKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0ky X0lOVF9FTl9FUlJfU09UX1NZTkNfSFNfTE5SRDFfTUFTSyAoMHgxIDw8IDkpCj4+ICsjZGVmaW5l IFNFTklORjRfQ1NJMl9JTlRfRU5fRVJSX1NPVF9TWU5DX0hTX0xOUkQyX1NISUZUIDEwCj4+ICsj ZGVmaW5lIFNFTklORjRfQ1NJMl9JTlRfRU5fRVJSX1NPVF9TWU5DX0hTX0xOUkQyX01BU0sgKDB4 MSA8PCAxMCkKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0lOVF9FTl9FUlJfU09UX1NZTkNfSFNf TE5SRDNfU0hJRlQgMTEKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0lOVF9FTl9FUlJfU09UX1NZ TkNfSFNfTE5SRDNfTUFTSyAoMHgxIDw8IDExKQo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfSU5U X0VOX0ZTX1NISUZUICAgICAgICAgICAxMgo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfSU5UX0VO X0ZTX01BU0sgICAgICAgICAgICAoMHgxIDw8IDEyKQo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJf SU5UX0VOX0xTX1NISUZUICAgICAgICAgICAxMwo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfSU5U X0VOX0xTX01BU0sgICAgICAgICAgICAoMHgxIDw8IDEzKQo+PiArI2RlZmluZSBTRU5JTkY0X0NT STJfSU5UX0VOX0dTX1NISUZUICAgICAgICAgICAxNAo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJf SU5UX0VOX0dTX01BU0sgICAgICAgICAgICAoMHgxIDw8IDE0KQo+PiArI2RlZmluZSBTRU5JTkY0 X0NTSTJfSU5UX0VOX0ZFX1NISUZUICAgICAgICAgICAxNQo+PiArI2RlZmluZSBTRU5JTkY0X0NT STJfSU5UX0VOX0ZFX01BU0sgICAgICAgICAgICAoMHgxIDw8IDE1KQo+PiArI2RlZmluZSBTRU5J TkY0X0NTSTJfSU5UX0VOX0VSUl9GUkFNRV9TWU5DX1MwX1NISUZUIDE2Cj4+ICsjZGVmaW5lIFNF TklORjRfQ1NJMl9JTlRfRU5fRVJSX0ZSQU1FX1NZTkNfUzBfTUFTSyAoMHgxIDw8IDE2KQo+PiAr I2RlZmluZSBTRU5JTkY0X0NTSTJfSU5UX0VOX0VSUl9GUkFNRV9TWU5DX1MxX1NISUZUIDE3Cj4+ ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9JTlRfRU5fRVJSX0ZSQU1FX1NZTkNfUzFfTUFTSyAoMHgx IDw8IDE3KQo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfSU5UX0VOX0VSUl9GUkFNRV9TWU5DX1My X1NISUZUIDE4Cj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9JTlRfRU5fRVJSX0ZSQU1FX1NZTkNf UzJfTUFTSyAoMHgxIDw8IDE4KQo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfSU5UX0VOX0VSUl9G UkFNRV9TWU5DX1MzX1NISUZUIDE5Cj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9JTlRfRU5fRVJS X0ZSQU1FX1NZTkNfUzNfTUFTSyAoMHgxIDw8IDE5KQo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJf SU5UX0VOX0VSUl9GUkFNRV9TWU5DX1M0X1NISUZUIDIwCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJ Ml9JTlRfRU5fRVJSX0ZSQU1FX1NZTkNfUzRfTUFTSyAoMHgxIDw8IDIwKQo+PiArI2RlZmluZSBT RU5JTkY0X0NTSTJfSU5UX0VOX0VSUl9GUkFNRV9TWU5DX1M1X1NISUZUIDIxCj4+ICsjZGVmaW5l IFNFTklORjRfQ1NJMl9JTlRfRU5fRVJSX0ZSQU1FX1NZTkNfUzVfTUFTSyAoMHgxIDw8IDIxKQo+ PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfSU5UX0VOX0VSUl9MQU5FX1JFU1lOQ19TSElGVCAyMgo+ PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfSU5UX0VOX0VSUl9MQU5FX1JFU1lOQ19NQVNLICgweDEg PDwgMjIpCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9JTlRfRU5fRVJSX0ZSQU1FX1NZTkNfUzZf U0hJRlQgMjMKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0lOVF9FTl9FUlJfRlJBTUVfU1lOQ19T Nl9NQVNLICgweDEgPDwgMjMpCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9JTlRfRU5fRVJSX0ZS QU1FX1NZTkNfUzdfU0hJRlQgMjQKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0lOVF9FTl9FUlJf RlJBTUVfU1lOQ19TN19NQVNLICgweDEgPDwgMjQpCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9J TlRfRU5fVFJJTzBfRVNDQVBFX0NPREVfREVURUNUX1NISUZUIDI2Cj4+ICsjZGVmaW5lIFNFTklO RjRfQ1NJMl9JTlRfRU5fVFJJTzBfRVNDQVBFX0NPREVfREVURUNUX01BU0sgKDB4MSA8PCAyNikK Pj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0lOVF9FTl9UUklPMV9FU0NBUEVfQ09ERV9ERVRFQ1Rf U0hJRlQgMjcKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0lOVF9FTl9UUklPMV9FU0NBUEVfQ09E RV9ERVRFQ1RfTUFTSyAoMHgxIDw8IDI3KQo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfSU5UX0VO X1RSSU8yX0VTQ0FQRV9DT0RFX0RFVEVDVF9TSElGVCAyOAo+PiArI2RlZmluZSBTRU5JTkY0X0NT STJfSU5UX0VOX1RSSU8yX0VTQ0FQRV9DT0RFX0RFVEVDVF9NQVNLICgweDEgPDwgMjgpCj4+ICsj ZGVmaW5lIFNFTklORjRfQ1NJMl9JTlRfRU5fVFJJTzNfRVNDQVBFX0NPREVfREVURUNUX1NISUZU IDI5Cj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9JTlRfRU5fVFJJTzNfRVNDQVBFX0NPREVfREVU RUNUX01BU0sgKDB4MSA8PCAyOSkKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0lOVF9FTl9NRVJH RV9GSUZPX0FGX1NISUZUIDMwCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9JTlRfRU5fTUVSR0Vf RklGT19BRl9NQVNLICgweDEgPDwgMzApCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9JTlRfRU5f SU5UX1dDTFJfRU5fU0hJRlQgIDMxCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9JTlRfRU5fSU5U X1dDTFJfRU5fTUFTSyAgICgweDEgPDwgMzEpCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9JTlRf U1RBVFVTICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDNBMTQKPj4gKyNkZWZpbmUg U0VOSU5GNF9DU0kyX0lOVF9TVEFUVVNfRVJSX0ZSQU1FX1NZTkNfU1RBX1NISUZUIDAKPj4gKyNk ZWZpbmUgU0VOSU5GNF9DU0kyX0lOVF9TVEFUVVNfRVJSX0ZSQU1FX1NZTkNfU1RBX01BU0sgKDB4 MSA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfSU5UX1NUQVRVU19FUlJfSURfU1RBX1NI SUZUIDEKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0lOVF9TVEFUVVNfRVJSX0lEX1NUQV9NQVNL ICgweDEgPDwgMSkKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0lOVF9TVEFUVVNfRVJSX0VDQ19O T19FUlJPUl9TVEFfU0hJRlQgMgo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfSU5UX1NUQVRVU19F UlJfRUNDX05PX0VSUk9SX1NUQV9NQVNLICgweDEgPDwgMikKPj4gKyNkZWZpbmUgU0VOSU5GNF9D U0kyX0lOVF9TVEFUVVNfRVJSX0VDQ19DT1JSRUNURURfU1RBX1NISUZUIDMKPj4gKyNkZWZpbmUg U0VOSU5GNF9DU0kyX0lOVF9TVEFUVVNfRVJSX0VDQ19DT1JSRUNURURfU1RBX01BU0sgKDB4MSA8 PCAzKQo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfSU5UX1NUQVRVU19FUlJfRUNDX0RPVUJMRV9T VEFfU0hJRlQgNAo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfSU5UX1NUQVRVU19FUlJfRUNDX0RP VUJMRV9TVEFfTUFTSyAoMHgxIDw8IDQpCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9JTlRfU1RB VFVTX0VSUl9DUkNfU1RBX1NISUZUIDUKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0lOVF9TVEFU VVNfRVJSX0NSQ19TVEFfTUFTSyAoMHgxIDw8IDUpCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9J TlRfU1RBVFVTX0VSUl9NVUxUSV9MQU5FX1NZTkNfU1RBX1NISUZUIDcKPj4gKyNkZWZpbmUgU0VO SU5GNF9DU0kyX0lOVF9TVEFUVVNfRVJSX01VTFRJX0xBTkVfU1lOQ19TVEFfTUFTSyAoMHgxIDw8 IDcpCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9JTlRfU1RBVFVTX0VSUl9TT1RfU1lOQ19IU19M TlJEMF9TVEFfU0hJRlQgOAo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfSU5UX1NUQVRVU19FUlJf U09UX1NZTkNfSFNfTE5SRDBfU1RBX01BU0sgKDB4MSA8PCA4KQo+PiArI2RlZmluZSBTRU5JTkY0 X0NTSTJfSU5UX1NUQVRVU19FUlJfU09UX1NZTkNfSFNfTE5SRDFfU1RBX1NISUZUIDkKPj4gKyNk ZWZpbmUgU0VOSU5GNF9DU0kyX0lOVF9TVEFUVVNfRVJSX1NPVF9TWU5DX0hTX0xOUkQxX1NUQV9N QVNLICgweDEgPDwgOSkKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0lOVF9TVEFUVVNfRVJSX1NP VF9TWU5DX0hTX0xOUkQyX1NUQV9TSElGVCAxMAo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfSU5U X1NUQVRVU19FUlJfU09UX1NZTkNfSFNfTE5SRDJfU1RBX01BU0sgKDB4MSA8PCAxMCkKPj4gKyNk ZWZpbmUgU0VOSU5GNF9DU0kyX0lOVF9TVEFUVVNfRVJSX1NPVF9TWU5DX0hTX0xOUkQzX1NUQV9T SElGVCAxMQo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfSU5UX1NUQVRVU19FUlJfU09UX1NZTkNf SFNfTE5SRDNfU1RBX01BU0sgKDB4MSA8PCAxMSkKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0lO VF9TVEFUVVNfRlNfU1RBX1NISUZUICAgMTIKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0lOVF9T VEFUVVNfRlNfU1RBX01BU0sgICAgKDB4MSA8PCAxMikKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0ky X0lOVF9TVEFUVVNfTFNfU1RBX1NISUZUICAgMTMKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0lO VF9TVEFUVVNfTFNfU1RBX01BU0sgICAgKDB4MSA8PCAxMykKPj4gKyNkZWZpbmUgU0VOSU5GNF9D U0kyX0lOVF9TVEFUVVNfR1NfU1RBX1NISUZUICAgMTQKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0ky X0lOVF9TVEFUVVNfR1NfU1RBX01BU0sgICAgKDB4MSA8PCAxNCkKPj4gKyNkZWZpbmUgU0VOSU5G NF9DU0kyX0lOVF9TVEFUVVNfRkVfU1RBX1NISUZUICAgMTUKPj4gKyNkZWZpbmUgU0VOSU5GNF9D U0kyX0lOVF9TVEFUVVNfRkVfU1RBX01BU0sgICAgKDB4MSA8PCAxNSkKPj4gKyNkZWZpbmUgU0VO SU5GNF9DU0kyX0lOVF9TVEFUVVNfRVJSX0ZSQU1FX1NZTkNfUzBfU1RBX1NISUZUIDE2Cj4+ICsj ZGVmaW5lIFNFTklORjRfQ1NJMl9JTlRfU1RBVFVTX0VSUl9GUkFNRV9TWU5DX1MwX1NUQV9NQVNL ICgweDEgPDwgMTYpCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9JTlRfU1RBVFVTX0VSUl9GUkFN RV9TWU5DX1MxX1NUQV9TSElGVCAxNwo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfSU5UX1NUQVRV U19FUlJfRlJBTUVfU1lOQ19TMV9TVEFfTUFTSyAoMHgxIDw8IDE3KQo+PiArI2RlZmluZSBTRU5J TkY0X0NTSTJfSU5UX1NUQVRVU19FUlJfRlJBTUVfU1lOQ19TMl9TVEFfU0hJRlQgMTgKPj4gKyNk ZWZpbmUgU0VOSU5GNF9DU0kyX0lOVF9TVEFUVVNfRVJSX0ZSQU1FX1NZTkNfUzJfU1RBX01BU0sg KDB4MSA8PCAxOCkKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0lOVF9TVEFUVVNfRVJSX0ZSQU1F X1NZTkNfUzNfU1RBX1NISUZUIDE5Cj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9JTlRfU1RBVFVT X0VSUl9GUkFNRV9TWU5DX1MzX1NUQV9NQVNLICgweDEgPDwgMTkpCj4+ICsjZGVmaW5lIFNFTklO RjRfQ1NJMl9JTlRfU1RBVFVTX0VSUl9GUkFNRV9TWU5DX1M0X1NUQV9TSElGVCAyMAo+PiArI2Rl ZmluZSBTRU5JTkY0X0NTSTJfSU5UX1NUQVRVU19FUlJfRlJBTUVfU1lOQ19TNF9TVEFfTUFTSyAo MHgxIDw8IDIwKQo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfSU5UX1NUQVRVU19FUlJfRlJBTUVf U1lOQ19TNV9TVEFfU0hJRlQgMjEKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0lOVF9TVEFUVVNf RVJSX0ZSQU1FX1NZTkNfUzVfU1RBX01BU0sgKDB4MSA8PCAyMSkKPj4gKyNkZWZpbmUgU0VOSU5G NF9DU0kyX0lOVF9TVEFUVVNfRVJSX0xBTkVfUkVTWU5DX1NUQV9TSElGVCAyMgo+PiArI2RlZmlu ZSBTRU5JTkY0X0NTSTJfSU5UX1NUQVRVU19FUlJfTEFORV9SRVNZTkNfU1RBX01BU0sgKDB4MSA8 PCAyMikKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0lOVF9TVEFUVVNfRVJSX0ZSQU1FX1NZTkNf UzZfU1RBX1NISUZUIDIzCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9JTlRfU1RBVFVTX0VSUl9G UkFNRV9TWU5DX1M2X1NUQV9NQVNLICgweDEgPDwgMjMpCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJ Ml9JTlRfU1RBVFVTX0VSUl9GUkFNRV9TWU5DX1M3X1NUQV9TSElGVCAyNAo+PiArI2RlZmluZSBT RU5JTkY0X0NTSTJfSU5UX1NUQVRVU19FUlJfRlJBTUVfU1lOQ19TN19TVEFfTUFTSyAoMHgxIDw8 IDI0KQo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfSU5UX1NUQVRVU19UUklPMF9FU0NBUEVfQ09E RV9ERVRFQ1RfU1RBX1NISUZUIDI2Cj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9JTlRfU1RBVFVT X1RSSU8wX0VTQ0FQRV9DT0RFX0RFVEVDVF9TVEFfTUFTSyAoMHgxIDw8IDI2KQo+PiArI2RlZmlu ZSBTRU5JTkY0X0NTSTJfSU5UX1NUQVRVU19UUklPMV9FU0NBUEVfQ09ERV9ERVRFQ1RfU1RBX1NI SUZUIDI3Cj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9JTlRfU1RBVFVTX1RSSU8xX0VTQ0FQRV9D T0RFX0RFVEVDVF9TVEFfTUFTSyAoMHgxIDw8IDI3KQo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJf SU5UX1NUQVRVU19UUklPMl9FU0NBUEVfQ09ERV9ERVRFQ1RfU1RBX1NISUZUIDI4Cj4+ICsjZGVm aW5lIFNFTklORjRfQ1NJMl9JTlRfU1RBVFVTX1RSSU8yX0VTQ0FQRV9DT0RFX0RFVEVDVF9TVEFf TUFTSyAoMHgxIDw8IDI4KQo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfSU5UX1NUQVRVU19UUklP M19FU0NBUEVfQ09ERV9ERVRFQ1RfU1RBX1NISUZUIDI5Cj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJ Ml9JTlRfU1RBVFVTX1RSSU8zX0VTQ0FQRV9DT0RFX0RFVEVDVF9TVEFfTUFTSyAoMHgxIDw8IDI5 KQo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfSU5UX1NUQVRVU19NRVJHRV9GSUZPX0FGX1NISUZU IDMwCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9JTlRfU1RBVFVTX01FUkdFX0ZJRk9fQUZfTUFT SyAoMHgxIDw8IDMwKQo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfREdCX1NFTCAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgMHgzQTE4Cj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9E R0JfU0VMX0RFQlVHX1NFTF9TSElGVCAgIDAKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0RHQl9T RUxfREVCVUdfU0VMX01BU0sgICAgKDB4ZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0ky X0RHQl9TRUxfREVCVUdfRU5fU0hJRlQgICAgMzEKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0RH Ql9TRUxfREVCVUdfRU5fTUFTSyAgICAgKDB4MSA8PCAzMSkKPj4gKyNkZWZpbmUgU0VOSU5GNF9D U0kyX0RCR19QT1JUICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4M0ExQwo+PiAr I2RlZmluZSBTRU5JTkY0X0NTSTJfREJHX1BPUlRfQ1RMX0RCR19QT1JUX1NISUZUIDAKPj4gKyNk ZWZpbmUgU0VOSU5GNF9DU0kyX0RCR19QT1JUX0NUTF9EQkdfUE9SVF9NQVNLICgweGZmZmYgPDwg MCkKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX1NQQVJFMCAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgIDB4M0EyMAo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfU1BBUkUwX1NQQVJF MF9TSElGVCAgICAgICAwCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9TUEFSRTBfU1BBUkUwX01B U0sgICAgICAgICgweGZmZmZmZmZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9TUEFS RTEgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDNBMjQKPj4gKyNkZWZpbmUg U0VOSU5GNF9DU0kyX1NQQVJFMV9TUEFSRTFfU0hJRlQgICAgICAgMAo+PiArI2RlZmluZSBTRU5J TkY0X0NTSTJfU1BBUkUxX1NQQVJFMV9NQVNLICAgICAgICAoMHhmZmZmZmZmZiA8PCAwKQo+PiAr I2RlZmluZSBTRU5JTkY0X0NTSTJfTE5SQ19GU00gICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgMHgzQTI4Cj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9MTlJDX0ZTTV9MTlJDX1JYX0ZT TV9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9MTlJDX0ZTTV9MTlJDX1JYX0ZTTV9N QVNLICgweDNmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9MTlJEX0ZTTSAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAweDNBMkMKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0ky X0xOUkRfRlNNX0xOUkQwX1JYX0ZTTV9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9M TlJEX0ZTTV9MTlJEMF9SWF9GU01fTUFTSyAoMHg3ZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkY0 X0NTSTJfTE5SRF9GU01fTE5SRDFfUlhfRlNNX1NISUZUIDgKPj4gKyNkZWZpbmUgU0VOSU5GNF9D U0kyX0xOUkRfRlNNX0xOUkQxX1JYX0ZTTV9NQVNLICgweDdmIDw8IDgpCj4+ICsjZGVmaW5lIFNF TklORjRfQ1NJMl9MTlJEX0ZTTV9MTlJEMl9SWF9GU01fU0hJRlQgMTYKPj4gKyNkZWZpbmUgU0VO SU5GNF9DU0kyX0xOUkRfRlNNX0xOUkQyX1JYX0ZTTV9NQVNLICgweDdmIDw8IDE2KQo+PiArI2Rl ZmluZSBTRU5JTkY0X0NTSTJfTE5SRF9GU01fTE5SRDNfUlhfRlNNX1NISUZUIDI0Cj4+ICsjZGVm aW5lIFNFTklORjRfQ1NJMl9MTlJEX0ZTTV9MTlJEM19SWF9GU01fTUFTSyAoMHg3ZiA8PCAyNCkK Pj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0ZSQU1FX0xJTkVfTlVNICAgICAgICAgICAgICAgICAg ICAgICAgICAgIDB4M0EzMAo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfRlJBTUVfTElORV9OVU1f RlJBTUVfTlVNX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0ZSQU1FX0xJTkVfTlVN X0ZSQU1FX05VTV9NQVNLICgweGZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0ZS QU1FX0xJTkVfTlVNX0xJTkVfTlVNX1NISUZUIDE2Cj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9G UkFNRV9MSU5FX05VTV9MSU5FX05VTV9NQVNLICgweGZmZmYgPDwgMTYpCj4+ICsjZGVmaW5lIFNF TklORjRfQ1NJMl9HRU5FUklDX1NIT1JUICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDNB MzQKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0dFTkVSSUNfU0hPUlRfR0VORVJJQ19TSE9SVF9Q QUNLRVRfRFRfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfR0VORVJJQ19TSE9SVF9H RU5FUklDX1NIT1JUX1BBQ0tFVF9EVF9NQVNLICgweDNmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklO RjRfQ1NJMl9HRU5FUklDX1NIT1JUX0dFTkVSSUNfU0hPUlRfUEFDS0VUX0RBVEFfU0hJRlQgMTYK Pj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0dFTkVSSUNfU0hPUlRfR0VORVJJQ19TSE9SVF9QQUNL RVRfREFUQV9NQVNLIFwKPj4gKygweGZmZmYgPDwgMTYpCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJ Ml9IU1JYX0RCRyAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDNBMzgKPj4gKyNk ZWZpbmUgU0VOSU5GNF9DU0kyX0hTUlhfREJHX0RBVEFfTEFORTBfSFNSWF9FTl9TSElGVCAwCj4+ ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9IU1JYX0RCR19EQVRBX0xBTkUwX0hTUlhfRU5fTUFTSyAo MHgxIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9IU1JYX0RCR19EQVRBX0xBTkUxX0hT UlhfRU5fU0hJRlQgMQo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfSFNSWF9EQkdfREFUQV9MQU5F MV9IU1JYX0VOX01BU0sgKDB4MSA8PCAxKQo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfSFNSWF9E QkdfREFUQV9MQU5FMl9IU1JYX0VOX1NISUZUIDIKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0hT UlhfREJHX0RBVEFfTEFORTJfSFNSWF9FTl9NQVNLICgweDEgPDwgMikKPj4gKyNkZWZpbmUgU0VO SU5GNF9DU0kyX0hTUlhfREJHX0RBVEFfTEFORTNfSFNSWF9FTl9TSElGVCAzCj4+ICsjZGVmaW5l IFNFTklORjRfQ1NJMl9IU1JYX0RCR19EQVRBX0xBTkUzX0hTUlhfRU5fTUFTSyAoMHgxIDw8IDMp Cj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9IU1JYX0RCR19DTE9DS19MQU5FX0hTUlhfRU5fU0hJ RlQgNAo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfSFNSWF9EQkdfQ0xPQ0tfTEFORV9IU1JYX0VO X01BU0sgKDB4MSA8PCA0KQo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfREkgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgzQTNDCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJ Ml9ESV9WQzBfU0hJRlQgICAgICAgICAgICAgIDAKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0RJ X1ZDMF9NQVNLICAgICAgICAgICAgICAgKDB4MyA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkY0X0NT STJfRElfRFQwX1NISUZUICAgICAgICAgICAgICAyCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9E SV9EVDBfTUFTSyAgICAgICAgICAgICAgICgweDNmIDw8IDIpCj4+ICsjZGVmaW5lIFNFTklORjRf Q1NJMl9ESV9WQzFfU0hJRlQgICAgICAgICAgICAgIDgKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0ky X0RJX1ZDMV9NQVNLICAgICAgICAgICAgICAgKDB4MyA8PCA4KQo+PiArI2RlZmluZSBTRU5JTkY0 X0NTSTJfRElfRFQxX1NISUZUICAgICAgICAgICAgICAxMAo+PiArI2RlZmluZSBTRU5JTkY0X0NT STJfRElfRFQxX01BU0sgICAgICAgICAgICAgICAoMHgzZiA8PCAxMCkKPj4gKyNkZWZpbmUgU0VO SU5GNF9DU0kyX0RJX1ZDMl9TSElGVCAgICAgICAgICAgICAgMTYKPj4gKyNkZWZpbmUgU0VOSU5G NF9DU0kyX0RJX1ZDMl9NQVNLICAgICAgICAgICAgICAgKDB4MyA8PCAxNikKPj4gKyNkZWZpbmUg U0VOSU5GNF9DU0kyX0RJX0RUMl9TSElGVCAgICAgICAgICAgICAgMTgKPj4gKyNkZWZpbmUgU0VO SU5GNF9DU0kyX0RJX0RUMl9NQVNLICAgICAgICAgICAgICAgKDB4M2YgPDwgMTgpCj4+ICsjZGVm aW5lIFNFTklORjRfQ1NJMl9ESV9WQzNfU0hJRlQgICAgICAgICAgICAgIDI0Cj4+ICsjZGVmaW5l IFNFTklORjRfQ1NJMl9ESV9WQzNfTUFTSyAgICAgICAgICAgICAgICgweDMgPDwgMjQpCj4+ICsj ZGVmaW5lIFNFTklORjRfQ1NJMl9ESV9EVDNfU0hJRlQgICAgICAgICAgICAgIDI2Cj4+ICsjZGVm aW5lIFNFTklORjRfQ1NJMl9ESV9EVDNfTUFTSyAgICAgICAgICAgICAgICgweDNmIDw8IDI2KQo+ PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfSFNfVFJBSUwgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgMHgzQTQwCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9IU19UUkFJTF9IU19UUkFJ TF9QQVJBTUVURVJfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfSFNfVFJBSUxfSFNf VFJBSUxfUEFSQU1FVEVSX01BU0sgKDB4ZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0ky X0RJX0NUUkwgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4M0E0NAo+PiArI2Rl ZmluZSBTRU5JTkY0X0NTSTJfRElfQ1RSTF9WQzBfSU5URVJMRUFWSU5HX1NISUZUIDAKPj4gKyNk ZWZpbmUgU0VOSU5GNF9DU0kyX0RJX0NUUkxfVkMwX0lOVEVSTEVBVklOR19NQVNLICgweDEgPDwg MCkKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0RJX0NUUkxfRFQwX0lOVEVSTEVBVklOR19TSElG VCAxCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9ESV9DVFJMX0RUMF9JTlRFUkxFQVZJTkdfTUFT SyAoMHgzIDw8IDEpCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9ESV9DVFJMX1ZDMV9JTlRFUkxF QVZJTkdfU0hJRlQgOAo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfRElfQ1RSTF9WQzFfSU5URVJM RUFWSU5HX01BU0sgKDB4MSA8PCA4KQo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfRElfQ1RSTF9E VDFfSU5URVJMRUFWSU5HX1NISUZUIDkKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0RJX0NUUkxf RFQxX0lOVEVSTEVBVklOR19NQVNLICgweDMgPDwgOSkKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0ky X0RJX0NUUkxfVkMyX0lOVEVSTEVBVklOR19TSElGVCAxNgo+PiArI2RlZmluZSBTRU5JTkY0X0NT STJfRElfQ1RSTF9WQzJfSU5URVJMRUFWSU5HX01BU0sgKDB4MSA8PCAxNikKPj4gKyNkZWZpbmUg U0VOSU5GNF9DU0kyX0RJX0NUUkxfRFQyX0lOVEVSTEVBVklOR19TSElGVCAxNwo+PiArI2RlZmlu ZSBTRU5JTkY0X0NTSTJfRElfQ1RSTF9EVDJfSU5URVJMRUFWSU5HX01BU0sgKDB4MyA8PCAxNykK Pj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0RJX0NUUkxfVkMzX0lOVEVSTEVBVklOR19TSElGVCAy NAo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfRElfQ1RSTF9WQzNfSU5URVJMRUFWSU5HX01BU0sg KDB4MSA8PCAyNCkKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0RJX0NUUkxfRFQzX0lOVEVSTEVB VklOR19TSElGVCAyNQo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfRElfQ1RSTF9EVDNfSU5URVJM RUFWSU5HX01BU0sgKDB4MyA8PCAyNSkKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0RFVEVDVF9D T04xICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4M0E0Qwo+PiArI2RlZmluZSBTRU5J TkY0X0NTSTJfREVURUNUX0NPTjFfREVURUNUX1NZTkNfRElTQUJMRV9TSElGVCAwCj4+ICsjZGVm aW5lIFNFTklORjRfQ1NJMl9ERVRFQ1RfQ09OMV9ERVRFQ1RfU1lOQ19ESVNBQkxFX01BU0sgKDB4 MSA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfREVURUNUX0NPTjFfREVURUNUX1NZTkNf TUFTS19TSElGVCAxCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9ERVRFQ1RfQ09OMV9ERVRFQ1Rf U1lOQ19NQVNLX01BU0sgKDB4N2YgPDwgMSkKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0RFVEVD VF9DT04xX1NZTkNfV09SRF9TSElGVCA4Cj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9ERVRFQ1Rf Q09OMV9TWU5DX1dPUkRfTUFTSyAoMHgxZmZmZmYgPDwgOCkKPj4gKyNkZWZpbmUgU0VOSU5GNF9D U0kyX0RFVEVDVF9DT04yICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4M0E1MAo+PiAr I2RlZmluZSBTRU5JTkY0X0NTSTJfREVURUNUX0NPTjJfREVURUNUX0VTQ0FQRV9ESVNBQkxFX1NI SUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0RFVEVDVF9DT04yX0RFVEVDVF9FU0NBUEVf RElTQUJMRV9NQVNLICgweDEgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0RFVEVDVF9D T04yX0RFVEVDVF9FU0NBUEVfTUFTS19TSElGVCAxCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9E RVRFQ1RfQ09OMl9ERVRFQ1RfRVNDQVBFX01BU0tfTUFTSyAoMHg3ZiA8PCAxKQo+PiArI2RlZmlu ZSBTRU5JTkY0X0NTSTJfREVURUNUX0NPTjJfRVNDQVBFX1dPUkRfU0hJRlQgOAo+PiArI2RlZmlu ZSBTRU5JTkY0X0NTSTJfREVURUNUX0NPTjJfRVNDQVBFX1dPUkRfTUFTSyAoMHgxZmZmZmYgPDwg OCkKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0RFVEVDVF9DT04zICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgIDB4M0E1NAo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfREVURUNUX0NPTjNf REVURUNUX1BPU1RfRElTQUJMRV9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9ERVRF Q1RfQ09OM19ERVRFQ1RfUE9TVF9ESVNBQkxFX01BU0sgKDB4MSA8PCAwKQo+PiArI2RlZmluZSBT RU5JTkY0X0NTSTJfREVURUNUX0NPTjNfREVURUNUX1BPU1RfTUFTS19TSElGVCAxCj4+ICsjZGVm aW5lIFNFTklORjRfQ1NJMl9ERVRFQ1RfQ09OM19ERVRFQ1RfUE9TVF9NQVNLX01BU0sgKDB4N2Yg PDwgMSkKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0RFVEVDVF9DT04zX1BPU1RfV09SRF9TSElG VCA4Cj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9ERVRFQ1RfQ09OM19QT1NUX1dPUkRfTUFTSyAo MHgxZmZmZmYgPDwgOCkKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX1JMUjBfQ09OMCAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgIDB4M0E1OAo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJf UkxSMF9DT04wX1JMUjBfUFJCU19QQVRURVJOX1NFTF9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklO RjRfQ1NJMl9STFIwX0NPTjBfUkxSMF9QUkJTX1BBVFRFUk5fU0VMX01BU0sgKDB4ZmYgPDwgMCkK Pj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX1JMUjBfQ09OMF9STFIwX1BSQlNfU0VFRF8wX1NISUZU IDgKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX1JMUjBfQ09OMF9STFIwX1BSQlNfU0VFRF8wX01B U0sgKDB4ZmYgPDwgOCkKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX1JMUjBfQ09OMF9STFIwX1BS QlNfU0VFRF8xX1NISUZUIDE2Cj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9STFIwX0NPTjBfUkxS MF9QUkJTX1NFRURfMV9NQVNLICgweGZmIDw8IDE2KQo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJf UkxSMF9DT04wX1JMUjBfUFJCU19TRUVEXzJfU0hJRlQgMjQKPj4gKyNkZWZpbmUgU0VOSU5GNF9D U0kyX1JMUjBfQ09OMF9STFIwX1BSQlNfU0VFRF8yX01BU0sgKDB4ZmYgPDwgMjQpCj4+ICsjZGVm aW5lIFNFTklORjRfQ1NJMl9STFIxX0NPTjAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAweDNBNUMKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX1JMUjFfQ09OMF9STFIxX1BSQlNfUEFU VEVSTl9TRUxfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfUkxSMV9DT04wX1JMUjFf UFJCU19QQVRURVJOX1NFTF9NQVNLICgweGZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJ Ml9STFIxX0NPTjBfUkxSMV9QUkJTX1NFRURfMF9TSElGVCA4Cj4+ICsjZGVmaW5lIFNFTklORjRf Q1NJMl9STFIxX0NPTjBfUkxSMV9QUkJTX1NFRURfMF9NQVNLICgweGZmIDw8IDgpCj4+ICsjZGVm aW5lIFNFTklORjRfQ1NJMl9STFIxX0NPTjBfUkxSMV9QUkJTX1NFRURfMV9TSElGVCAxNgo+PiAr I2RlZmluZSBTRU5JTkY0X0NTSTJfUkxSMV9DT04wX1JMUjFfUFJCU19TRUVEXzFfTUFTSyAoMHhm ZiA8PCAxNikKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX1JMUjFfQ09OMF9STFIxX1BSQlNfU0VF RF8yX1NISUZUIDI0Cj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9STFIxX0NPTjBfUkxSMV9QUkJT X1NFRURfMl9NQVNLICgweGZmIDw8IDI0KQo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfUkxSMl9D T04wICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgzQTYwCj4+ICsjZGVmaW5lIFNF TklORjRfQ1NJMl9STFIyX0NPTjBfUkxSMl9QUkJTX1BBVFRFUk5fU0VMX1NISUZUIDAKPj4gKyNk ZWZpbmUgU0VOSU5GNF9DU0kyX1JMUjJfQ09OMF9STFIyX1BSQlNfUEFUVEVSTl9TRUxfTUFTSyAo MHhmZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfUkxSMl9DT04wX1JMUjJfUFJCU19T RUVEXzBfU0hJRlQgOAo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfUkxSMl9DT04wX1JMUjJfUFJC U19TRUVEXzBfTUFTSyAoMHhmZiA8PCA4KQo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfUkxSMl9D T04wX1JMUjJfUFJCU19TRUVEXzFfU0hJRlQgMTYKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX1JM UjJfQ09OMF9STFIyX1BSQlNfU0VFRF8xX01BU0sgKDB4ZmYgPDwgMTYpCj4+ICsjZGVmaW5lIFNF TklORjRfQ1NJMl9STFIyX0NPTjBfUkxSMl9QUkJTX1NFRURfMl9TSElGVCAyNAo+PiArI2RlZmlu ZSBTRU5JTkY0X0NTSTJfUkxSMl9DT04wX1JMUjJfUFJCU19TRUVEXzJfTUFTSyAoMHhmZiA8PCAy NCkKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX1JMUl9DT04wICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgIDB4M0E2NAo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfUkxSX0NPTjBfUkxS Tl9QUkJTX1BBVFRFUk5fU0VMX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX1JMUl9D T04wX1JMUk5fUFJCU19QQVRURVJOX1NFTF9NQVNLICgweGZmIDw8IDApCj4+ICsjZGVmaW5lIFNF TklORjRfQ1NJMl9STFJfQ09OMF9STFJOX1BSQlNfU0VFRF8wX1NISUZUIDgKPj4gKyNkZWZpbmUg U0VOSU5GNF9DU0kyX1JMUl9DT04wX1JMUk5fUFJCU19TRUVEXzBfTUFTSyAoMHhmZiA8PCA4KQo+ PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfUkxSX0NPTjBfUkxSTl9QUkJTX1NFRURfMV9TSElGVCAx Ngo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfUkxSX0NPTjBfUkxSTl9QUkJTX1NFRURfMV9NQVNL ICgweGZmIDw8IDE2KQo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfUkxSX0NPTjBfUkxSTl9QUkJT X1NFRURfMl9TSElGVCAyNAo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfUkxSX0NPTjBfUkxSTl9Q UkJTX1NFRURfMl9NQVNLICgweGZmIDw8IDI0KQo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfTVVY X0NPTiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgzQTY4Cj4+ICsjZGVmaW5l IFNFTklORjRfQ1NJMl9NVVhfQ09OX0RQSFlfUlhfRVhURVJOQUxfRU5fU0hJRlQgMAo+PiArI2Rl ZmluZSBTRU5JTkY0X0NTSTJfTVVYX0NPTl9EUEhZX1JYX0VYVEVSTkFMX0VOX01BU0sgKDB4MSA8 PCAwKQo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfTVVYX0NPTl9DUEhZX1RYX0VYVEVSTkFMX0VO X1NISUZUIDEKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX01VWF9DT05fQ1BIWV9UWF9FWFRFUk5B TF9FTl9NQVNLICgweDEgPDwgMSkKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX01VWF9DT05fQ1BI WV9SWF9FWFRFUk5BTF9FTl9TSElGVCAyCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9NVVhfQ09O X0NQSFlfUlhfRVhURVJOQUxfRU5fTUFTSyAoMHgxIDw8IDIpCj4+ICsjZGVmaW5lIFNFTklORjRf Q1NJMl9NVVhfQ09OX1JMUl9QQVRURVJOX0RFTEFZX0VOX1NISUZUIDMKPj4gKyNkZWZpbmUgU0VO SU5GNF9DU0kyX01VWF9DT05fUkxSX1BBVFRFUk5fREVMQVlfRU5fTUFTSyAoMHgxIDw8IDMpCj4+ ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9NVVhfQ09OX1BPU1RfUEFDS0VUX0lHTk9SRV9FTl9TSElG VCA0Cj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9NVVhfQ09OX1BPU1RfUEFDS0VUX0lHTk9SRV9F Tl9NQVNLICgweDEgPDwgNCkKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0RFVEVDVF9EQkcwICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4M0E2Qwo+PiArI2RlZmluZSBTRU5JTkY0X0NT STJfREVURUNUX0RCRzBfREVURUNUX1NZTkNfTEFORTBfU1RfU0hJRlQgMAo+PiArI2RlZmluZSBT RU5JTkY0X0NTSTJfREVURUNUX0RCRzBfREVURUNUX1NZTkNfTEFORTBfU1RfTUFTSyAoMHgxIDw8 IDApCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9ERVRFQ1RfREJHMF9ERVRFQ1RfRVNDQVBFX0xB TkUwX1NUX1NISUZUIDEKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0RFVEVDVF9EQkcwX0RFVEVD VF9FU0NBUEVfTEFORTBfU1RfTUFTSyAoMHgxIDw8IDEpCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJ Ml9ERVRFQ1RfREJHMF9ERVRFQ1RfUE9TVF9MQU5FMF9TVF9TSElGVCAyCj4+ICsjZGVmaW5lIFNF TklORjRfQ1NJMl9ERVRFQ1RfREJHMF9ERVRFQ1RfUE9TVF9MQU5FMF9TVF9NQVNLICgweDEgPDwg MikKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0RFVEVDVF9EQkcwX1BPU0lUSU9OX1NZTkNfTEFO RTBfU1RfU0hJRlQgMwo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfREVURUNUX0RCRzBfUE9TSVRJ T05fU1lOQ19MQU5FMF9TVF9NQVNLICgweGYgPDwgMykKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0ky X0RFVEVDVF9EQkcwX1BPU0lUSU9OX0VTQ0FQRV9MQU5FMF9TVF9TSElGVCA3Cj4+ICsjZGVmaW5l IFNFTklORjRfQ1NJMl9ERVRFQ1RfREJHMF9QT1NJVElPTl9FU0NBUEVfTEFORTBfU1RfTUFTSyAo MHhmIDw8IDcpCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9ERVRFQ1RfREJHMF9ERVRFQ1RfU1lO Q19MQU5FMV9TVF9TSElGVCAxMgo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfREVURUNUX0RCRzBf REVURUNUX1NZTkNfTEFORTFfU1RfTUFTSyAoMHgxIDw8IDEyKQo+PiArI2RlZmluZSBTRU5JTkY0 X0NTSTJfREVURUNUX0RCRzBfREVURUNUX0VTQ0FQRV9MQU5FMV9TVF9TSElGVCAxMwo+PiArI2Rl ZmluZSBTRU5JTkY0X0NTSTJfREVURUNUX0RCRzBfREVURUNUX0VTQ0FQRV9MQU5FMV9TVF9NQVNL ICgweDEgPDwgMTMpCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9ERVRFQ1RfREJHMF9ERVRFQ1Rf UE9TVF9MQU5FMV9TVF9TSElGVCAxNAo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfREVURUNUX0RC RzBfREVURUNUX1BPU1RfTEFORTFfU1RfTUFTSyAoMHgxIDw8IDE0KQo+PiArI2RlZmluZSBTRU5J TkY0X0NTSTJfREVURUNUX0RCRzBfUE9TSVRJT05fU1lOQ19MQU5FMV9TVF9TSElGVCAxNQo+PiAr I2RlZmluZSBTRU5JTkY0X0NTSTJfREVURUNUX0RCRzBfUE9TSVRJT05fU1lOQ19MQU5FMV9TVF9N QVNLICgweGYgPDwgMTUpCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9ERVRFQ1RfREJHMF9QT1NJ VElPTl9FU0NBUEVfTEFORTFfU1RfU0hJRlQgMTkKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0RF VEVDVF9EQkcwX1BPU0lUSU9OX0VTQ0FQRV9MQU5FMV9TVF9NQVNLICgweGYgPDwgMTkpCj4+ICsj ZGVmaW5lIFNFTklORjRfQ1NJMl9ERVRFQ1RfREJHMF9ERVRFQ1RfU1lOQ19MQU5FMl9TVF9TSElG VCAyNAo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfREVURUNUX0RCRzBfREVURUNUX1NZTkNfTEFO RTJfU1RfTUFTSyAoMHgxIDw8IDI0KQo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfREVURUNUX0RC RzBfREVURUNUX0VTQ0FQRV9MQU5FMl9TVF9TSElGVCAyNQo+PiArI2RlZmluZSBTRU5JTkY0X0NT STJfREVURUNUX0RCRzBfREVURUNUX0VTQ0FQRV9MQU5FMl9TVF9NQVNLICgweDEgPDwgMjUpCj4+ ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9ERVRFQ1RfREJHMF9ERVRFQ1RfUE9TVF9MQU5FMl9TVF9T SElGVCAyNgo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfREVURUNUX0RCRzBfREVURUNUX1BPU1Rf TEFORTJfU1RfTUFTSyAoMHgxIDw8IDI2KQo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfREVURUNU X0RCRzBfUE9TSVRJT05fU1lOQ19MQU5FMl9TVF9TSElGVCAyNwo+PiArI2RlZmluZSBTRU5JTkY0 X0NTSTJfREVURUNUX0RCRzBfUE9TSVRJT05fU1lOQ19MQU5FMl9TVF9NQVNLICgweGYgPDwgMjcp Cj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9ERVRFQ1RfREJHMSAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAweDNBNzAKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0RFVEVDVF9EQkcxX1BP U0lUSU9OX0VTQ0FQRV9MQU5FMl9TVF9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9E RVRFQ1RfREJHMV9QT1NJVElPTl9FU0NBUEVfTEFORTJfU1RfTUFTSyAoMHhmIDw8IDApCj4+ICsj ZGVmaW5lIFNFTklORjRfQ1NJMl9SRVNZTkNfTUVSR0VfQ1RMICAgICAgICAgICAgICAgICAgICAg ICAgICAweDNBNzQKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX1JFU1lOQ19NRVJHRV9DVExfQ1BI WV9MQU5FX1JFU1lOQ19DTlRfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfUkVTWU5D X01FUkdFX0NUTF9DUEhZX0xBTkVfUkVTWU5DX0NOVF9NQVNLICgweDcgPDwgMCkKPj4gKyNkZWZp bmUgU0VOSU5GNF9DU0kyX1JFU1lOQ19NRVJHRV9DVExfTEFORV9SRVNZTkNfRkxVU0hfRU5fU0hJ RlQgOAo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfUkVTWU5DX01FUkdFX0NUTF9MQU5FX1JFU1lO Q19GTFVTSF9FTl9NQVNLICgweDEgPDwgOCkKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX1JFU1lO Q19NRVJHRV9DVExfTEFORV9SRVNZTkNfREFUQU9VVF9PUFRJT05fU0hJRlQgOQo+PiArI2RlZmlu ZSBTRU5JTkY0X0NTSTJfUkVTWU5DX01FUkdFX0NUTF9MQU5FX1JFU1lOQ19EQVRBT1VUX09QVElP Tl9NQVNLIFwKPj4gKygweDEgPDwgOSkKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX1JFU1lOQ19N RVJHRV9DVExfQllQQVNTX0xBTkVfUkVTWU5DX1NISUZUIDEwCj4+ICsjZGVmaW5lIFNFTklORjRf Q1NJMl9SRVNZTkNfTUVSR0VfQ1RMX0JZUEFTU19MQU5FX1JFU1lOQ19NQVNLICgweDEgPDwgMTAp Cj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9SRVNZTkNfTUVSR0VfQ1RMX0NEUEhZX1NFTF9TSElG VCAxMQo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfUkVTWU5DX01FUkdFX0NUTF9DRFBIWV9TRUxf TUFTSyAoMHgxIDw8IDExKQo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfQ1RSTF9UUklPX01VWCAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgzQTc4Cj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJ Ml9DVFJMX1RSSU9fTVVYX1RSSU8wX01VWF9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJ Ml9DVFJMX1RSSU9fTVVYX1RSSU8wX01VWF9NQVNLICgweDcgPDwgMCkKPj4gKyNkZWZpbmUgU0VO SU5GNF9DU0kyX0NUUkxfVFJJT19NVVhfVFJJTzFfTVVYX1NISUZUIDMKPj4gKyNkZWZpbmUgU0VO SU5GNF9DU0kyX0NUUkxfVFJJT19NVVhfVFJJTzFfTVVYX01BU0sgKDB4NyA8PCAzKQo+PiArI2Rl ZmluZSBTRU5JTkY0X0NTSTJfQ1RSTF9UUklPX01VWF9UUklPMl9NVVhfU0hJRlQgNgo+PiArI2Rl ZmluZSBTRU5JTkY0X0NTSTJfQ1RSTF9UUklPX01VWF9UUklPMl9NVVhfTUFTSyAoMHg3IDw8IDYp Cj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9DVFJMX1RSSU9fTVVYX1RSSU8zX01VWF9TSElGVCA5 Cj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9DVFJMX1RSSU9fTVVYX1RSSU8zX01VWF9NQVNLICgw eDcgPDwgOSkKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0NUUkxfVFJJT19DT04gICAgICAgICAg ICAgICAgICAgICAgICAgICAgIDB4M0E3Qwo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfQ1RSTF9U UklPX0NPTl9UUklPMF9MUFJYX0VOX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0NU UkxfVFJJT19DT05fVFJJTzBfTFBSWF9FTl9NQVNLICgweDEgPDwgMCkKPj4gKyNkZWZpbmUgU0VO SU5GNF9DU0kyX0NUUkxfVFJJT19DT05fVFJJTzBfSFNSWF9FTl9TSElGVCAxCj4+ICsjZGVmaW5l IFNFTklORjRfQ1NJMl9DVFJMX1RSSU9fQ09OX1RSSU8wX0hTUlhfRU5fTUFTSyAoMHgxIDw8IDEp Cj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9DVFJMX1RSSU9fQ09OX1RSSU8xX0xQUlhfRU5fU0hJ RlQgMgo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfQ1RSTF9UUklPX0NPTl9UUklPMV9MUFJYX0VO X01BU0sgKDB4MSA8PCAyKQo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfQ1RSTF9UUklPX0NPTl9U UklPMV9IU1JYX0VOX1NISUZUIDMKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0NUUkxfVFJJT19D T05fVFJJTzFfSFNSWF9FTl9NQVNLICgweDEgPDwgMykKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0ky X0NUUkxfVFJJT19DT05fVFJJTzJfTFBSWF9FTl9TSElGVCA0Cj4+ICsjZGVmaW5lIFNFTklORjRf Q1NJMl9DVFJMX1RSSU9fQ09OX1RSSU8yX0xQUlhfRU5fTUFTSyAoMHgxIDw8IDQpCj4+ICsjZGVm aW5lIFNFTklORjRfQ1NJMl9DVFJMX1RSSU9fQ09OX1RSSU8yX0hTUlhfRU5fU0hJRlQgNQo+PiAr I2RlZmluZSBTRU5JTkY0X0NTSTJfQ1RSTF9UUklPX0NPTl9UUklPMl9IU1JYX0VOX01BU0sgKDB4 MSA8PCA1KQo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfQ1RSTF9UUklPX0NPTl9UUklPM19MUFJY X0VOX1NISUZUIDYKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0NUUkxfVFJJT19DT05fVFJJTzNf TFBSWF9FTl9NQVNLICgweDEgPDwgNikKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0NUUkxfVFJJ T19DT05fVFJJTzNfSFNSWF9FTl9TSElGVCA3Cj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9DVFJM X1RSSU9fQ09OX1RSSU8zX0hTUlhfRU5fTUFTSyAoMHgxIDw8IDcpCj4+ICsjZGVmaW5lIFNFTklO RjRfRklYX0FERFJfQ1BIWTBfREJHICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDNBODAK Pj4gKyNkZWZpbmUgU0VOSU5GNF9GSVhfQUREUl9DUEhZMF9EQkdfRVJST1JfQ09VTlRfQ1BIWTBf U0hJRlQgMTYKPj4gKyNkZWZpbmUgU0VOSU5GNF9GSVhfQUREUl9DUEhZMF9EQkdfRVJST1JfQ09V TlRfQ1BIWTBfTUFTSyAoMHhmZiA8PCAxNikKPj4gKyNkZWZpbmUgU0VOSU5GNF9GSVhfQUREUl9D UEhZMF9EQkdfV09SRF9DT1VOVF9PVkVSX0ZMT0FUX0NQSFkwX1NISUZUIDI0Cj4+ICsjZGVmaW5l IFNFTklORjRfRklYX0FERFJfQ1BIWTBfREJHX1dPUkRfQ09VTlRfT1ZFUl9GTE9BVF9DUEhZMF9N QVNLICgweDEgPDwgMjQpCj4+ICsjZGVmaW5lIFNFTklORjRfRklYX0FERFJfQ1BIWTFfREJHICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAweDNBODQKPj4gKyNkZWZpbmUgU0VOSU5GNF9GSVhf QUREUl9DUEhZMV9EQkdfRVJST1JfQ09VTlRfQ1BIWTFfU0hJRlQgMTYKPj4gKyNkZWZpbmUgU0VO SU5GNF9GSVhfQUREUl9DUEhZMV9EQkdfRVJST1JfQ09VTlRfQ1BIWTFfTUFTSyAoMHhmZiA8PCAx NikKPj4gKyNkZWZpbmUgU0VOSU5GNF9GSVhfQUREUl9DUEhZMV9EQkdfV09SRF9DT1VOVF9PVkVS X0ZMT0FUX0NQSFkxX1NISUZUIDI0Cj4+ICsjZGVmaW5lIFNFTklORjRfRklYX0FERFJfQ1BIWTFf REJHX1dPUkRfQ09VTlRfT1ZFUl9GTE9BVF9DUEhZMV9NQVNLICgweDEgPDwgMjQpCj4+ICsjZGVm aW5lIFNFTklORjRfRklYX0FERFJfQ1BIWTJfREJHICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAweDNBODgKPj4gKyNkZWZpbmUgU0VOSU5GNF9GSVhfQUREUl9DUEhZMl9EQkdfRVJST1JfQ09V TlRfQ1BIWTJfU0hJRlQgMTYKPj4gKyNkZWZpbmUgU0VOSU5GNF9GSVhfQUREUl9DUEhZMl9EQkdf RVJST1JfQ09VTlRfQ1BIWTJfTUFTSyAoMHhmZiA8PCAxNikKPj4gKyNkZWZpbmUgU0VOSU5GNF9G SVhfQUREUl9DUEhZMl9EQkdfV09SRF9DT1VOVF9PVkVSX0ZMT0FUX0NQSFkyX1NISUZUIDI0Cj4+ ICsjZGVmaW5lIFNFTklORjRfRklYX0FERFJfQ1BIWTJfREJHX1dPUkRfQ09VTlRfT1ZFUl9GTE9B VF9DUEhZMl9NQVNLICgweDEgPDwgMjQpCj4+ICsjZGVmaW5lIFNFTklORjRfRklYX0FERFJfREJH ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDNBOEMKPj4gKyNkZWZpbmUgU0VO SU5GNF9GSVhfQUREUl9EQkdfRVJST1JfQ09VTlRfU0hJRlQgMTYKPj4gKyNkZWZpbmUgU0VOSU5G NF9GSVhfQUREUl9EQkdfRVJST1JfQ09VTlRfTUFTSyAgKDB4ZmYgPDwgMTYpCj4+ICsjZGVmaW5l IFNFTklORjRfRklYX0FERFJfREJHX1dPUkRfQ09VTlRfT1ZFUl9GTE9BVF9TSElGVCAyNAo+PiAr I2RlZmluZSBTRU5JTkY0X0ZJWF9BRERSX0RCR19XT1JEX0NPVU5UX09WRVJfRkxPQVRfTUFTSyAo MHgxIDw8IDI0KQo+PiArI2RlZmluZSBTRU5JTkY0X1dJUkVfU1RBVEVfREVDT0RFX0NQSFkwX0RC RzAgICAgICAgICAgICAgICAgICAgMHgzQTkwCj4+ICsjZGVmaW5lIFNFTklORjRfV0lSRV9TVEFU RV9ERUNPREVfQ1BIWTBfREJHMF9TWU1CT0xfU1RSRUFNMF9DUEhZMF9TSElGVCAwCj4+ICsjZGVm aW5lIFNFTklORjRfV0lSRV9TVEFURV9ERUNPREVfQ1BIWTBfREJHMF9TWU1CT0xfU1RSRUFNMF9D UEhZMF9NQVNLIFwKPj4gKygweGZmZmZmZmZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjRfV0lS RV9TVEFURV9ERUNPREVfQ1BIWTBfREJHMSAgICAgICAgICAgICAgICAgICAweDNBOTQKPj4gKyNk ZWZpbmUgU0VOSU5GNF9XSVJFX1NUQVRFX0RFQ09ERV9DUEhZMF9EQkcxX1NZTUJPTF9TVFJFQU0x X0NQSFkwX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GNF9XSVJFX1NUQVRFX0RFQ09ERV9DUEhZ MF9EQkcxX1NZTUJPTF9TVFJFQU0xX0NQSFkwX01BU0sgXAo+PiArKDB4M2ZmIDw8IDApCj4+ICsj ZGVmaW5lIFNFTklORjRfV0lSRV9TVEFURV9ERUNPREVfQ1BIWTBfREJHMV9TWU1CT0xfU1RSRUFN X1ZBTElEX0NQSFkwX1NISUZUIDEwCj4+ICsjZGVmaW5lIFNFTklORjRfV0lSRV9TVEFURV9ERUNP REVfQ1BIWTBfREJHMV9TWU1CT0xfU1RSRUFNX1ZBTElEX0NQSFkwX01BU0sgXAo+PiArKDB4MSA8 PCAxMCkKPj4gKyNkZWZpbmUgU0VOSU5GNF9XSVJFX1NUQVRFX0RFQ09ERV9DUEhZMV9EQkcwICAg ICAgICAgICAgICAgICAgIDB4M0E5OAo+PiArI2RlZmluZSBTRU5JTkY0X1dJUkVfU1RBVEVfREVD T0RFX0NQSFkxX0RCRzBfU1lNQk9MX1NUUkVBTTBfQ1BIWTFfU0hJRlQgMAo+PiArI2RlZmluZSBT RU5JTkY0X1dJUkVfU1RBVEVfREVDT0RFX0NQSFkxX0RCRzBfU1lNQk9MX1NUUkVBTTBfQ1BIWTFf TUFTSyBcCj4+ICsoMHhmZmZmZmZmZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkY0X1dJUkVfU1RB VEVfREVDT0RFX0NQSFkxX0RCRzEgICAgICAgICAgICAgICAgICAgMHgzQTlDCj4+ICsjZGVmaW5l IFNFTklORjRfV0lSRV9TVEFURV9ERUNPREVfQ1BIWTFfREJHMV9TWU1CT0xfU1RSRUFNMV9DUEhZ MV9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjRfV0lSRV9TVEFURV9ERUNPREVfQ1BIWTFfREJH MV9TWU1CT0xfU1RSRUFNMV9DUEhZMV9NQVNLIFwKPj4gKygweDNmZiA8PCAwKQo+PiArI2RlZmlu ZSBTRU5JTkY0X1dJUkVfU1RBVEVfREVDT0RFX0NQSFkxX0RCRzFfU1lNQk9MX1NUUkVBTV9WQUxJ RF9DUEhZMV9TSElGVCAxMAo+PiArI2RlZmluZSBTRU5JTkY0X1dJUkVfU1RBVEVfREVDT0RFX0NQ SFkxX0RCRzFfU1lNQk9MX1NUUkVBTV9WQUxJRF9DUEhZMV9NQVNLIFwKPj4gKygweDEgPDwgMTAp Cj4+ICsjZGVmaW5lIFNFTklORjRfV0lSRV9TVEFURV9ERUNPREVfQ1BIWTJfREJHMCAgICAgICAg ICAgICAgICAgICAweDNBQTAKPj4gKyNkZWZpbmUgU0VOSU5GNF9XSVJFX1NUQVRFX0RFQ09ERV9D UEhZMl9EQkcwX1NZTUJPTF9TVFJFQU0wX0NQSFkyX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5G NF9XSVJFX1NUQVRFX0RFQ09ERV9DUEhZMl9EQkcwX1NZTUJPTF9TVFJFQU0wX0NQSFkyX01BU0sg XAo+PiArKDB4ZmZmZmZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GNF9XSVJFX1NUQVRFX0RF Q09ERV9DUEhZMl9EQkcxICAgICAgICAgICAgICAgICAgIDB4M0FBNAo+PiArI2RlZmluZSBTRU5J TkY0X1dJUkVfU1RBVEVfREVDT0RFX0NQSFkyX0RCRzFfU1lNQk9MX1NUUkVBTTFfQ1BIWTJfU0hJ RlQgMAo+PiArI2RlZmluZSBTRU5JTkY0X1dJUkVfU1RBVEVfREVDT0RFX0NQSFkyX0RCRzFfU1lN Qk9MX1NUUkVBTTFfQ1BIWTJfTUFTSyBcCj4+ICsoMHgzZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VO SU5GNF9XSVJFX1NUQVRFX0RFQ09ERV9DUEhZMl9EQkcxX1NZTUJPTF9TVFJFQU1fVkFMSURfQ1BI WTJfU0hJRlQgMTAKPj4gKyNkZWZpbmUgU0VOSU5GNF9XSVJFX1NUQVRFX0RFQ09ERV9DUEhZMl9E QkcxX1NZTUJPTF9TVFJFQU1fVkFMSURfQ1BIWTJfTUFTSyBcCj4+ICsoMHgxIDw8IDEwKQo+PiAr I2RlZmluZSBTRU5JTkY0X1NZTkNfUkVTWU5DX0NUTCAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgMHgzQUE4Cj4+ICsjZGVmaW5lIFNFTklORjRfU1lOQ19SRVNZTkNfQ1RMX1NZTkNfREVU RUNUSU9OX1NFTF9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjRfU1lOQ19SRVNZTkNfQ1RMX1NZ TkNfREVURUNUSU9OX1NFTF9NQVNLICgweDcgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GNF9TWU5D X1JFU1lOQ19DVExfRkxVU0hfVkFMSURfU0hJRlQgMwo+PiArI2RlZmluZSBTRU5JTkY0X1NZTkNf UkVTWU5DX0NUTF9GTFVTSF9WQUxJRF9NQVNLICgweDEgPDwgMykKPj4gKyNkZWZpbmUgU0VOSU5G NF9QT1NUX0RFVEVDVF9DVEwgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4M0FBQwo+ PiArI2RlZmluZSBTRU5JTkY0X1BPU1RfREVURUNUX0NUTF9QT1NUX0RFVEVDVF9ESVNBQkxFX1NI SUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GNF9QT1NUX0RFVEVDVF9DVExfUE9TVF9ERVRFQ1RfRElT QUJMRV9NQVNLICgweDEgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GNF9QT1NUX0RFVEVDVF9DVExf UE9TVF9FTl9TSElGVCAgMQo+PiArI2RlZmluZSBTRU5JTkY0X1BPU1RfREVURUNUX0NUTF9QT1NU X0VOX01BU0sgICAoMHgxIDw8IDEpCj4+ICsjZGVmaW5lIFNFTklORjRfV0lSRV9TVEFURV9ERUNP REVfQ09ORklHICAgICAgICAgICAgICAgICAgICAgICAweDNBQjAKPj4gKyNkZWZpbmUgU0VOSU5G NF9XSVJFX1NUQVRFX0RFQ09ERV9DT05GSUdfSU5JVF9TVEFURV9ERUNPREVfU0hJRlQgMAo+PiAr I2RlZmluZSBTRU5JTkY0X1dJUkVfU1RBVEVfREVDT0RFX0NPTkZJR19JTklUX1NUQVRFX0RFQ09E RV9NQVNLICgweDcgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0NQSFlfTE5SRF9GU00g ICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4M0FCNAo+PiArI2RlZmluZSBTRU5JTkY0X0NT STJfQ1BIWV9MTlJEX0ZTTV9UUklPMF9SWF9GU01fU0hJRlQgOAo+PiArI2RlZmluZSBTRU5JTkY0 X0NTSTJfQ1BIWV9MTlJEX0ZTTV9UUklPMF9SWF9GU01fTUFTSyAoMHg3ZiA8PCA4KQo+PiArI2Rl ZmluZSBTRU5JTkY0X0NTSTJfQ1BIWV9MTlJEX0ZTTV9UUklPMV9SWF9GU01fU0hJRlQgMTYKPj4g KyNkZWZpbmUgU0VOSU5GNF9DU0kyX0NQSFlfTE5SRF9GU01fVFJJTzFfUlhfRlNNX01BU0sgKDB4 N2YgPDwgMTYpCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9DUEhZX0xOUkRfRlNNX1RSSU8yX1JY X0ZTTV9TSElGVCAyNAo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfQ1BIWV9MTlJEX0ZTTV9UUklP Ml9SWF9GU01fTUFTSyAoMHg3ZiA8PCAyNCkKPj4gKyNkZWZpbmUgU0VOSU5GNF9GSVhfQUREUl9D UEhZMF9EQkcwICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4M0FCOAo+PiArI2RlZmluZSBT RU5JTkY0X0ZJWF9BRERSX0NQSFkwX0RCRzBfV09SRF9DT1VOVF9DUEhZMF9EQkcwX1NISUZUIDAK Pj4gKyNkZWZpbmUgU0VOSU5GNF9GSVhfQUREUl9DUEhZMF9EQkcwX1dPUkRfQ09VTlRfQ1BIWTBf REJHMF9NQVNLIFwKPj4gKygweGZmZmZmZmZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjRfRklY X0FERFJfQ1BIWTBfREJHMSAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDNBQkMKPj4gKyNk ZWZpbmUgU0VOSU5GNF9GSVhfQUREUl9DUEhZMF9EQkcxX1dPUkRfQ09VTlRfQ1BIWTBfREJHMV9T SElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjRfRklYX0FERFJfQ1BIWTBfREJHMV9XT1JEX0NPVU5U X0NQSFkwX0RCRzFfTUFTSyAoMHhmZmZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjRfRklYX0FE RFJfQ1BIWTBfREJHMV9FUlJPUl9SRUNPUkRfQ1BIWTBfREJHMF9TSElGVCAxNgo+PiArI2RlZmlu ZSBTRU5JTkY0X0ZJWF9BRERSX0NQSFkwX0RCRzFfRVJST1JfUkVDT1JEX0NQSFkwX0RCRzBfTUFT SyBcCj4+ICsoMHhmZmZmIDw8IDE2KQo+PiArI2RlZmluZSBTRU5JTkY0X0ZJWF9BRERSX0NQSFkw X0RCRzIgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgzQUMwCj4+ICsjZGVmaW5lIFNFTklO RjRfRklYX0FERFJfQ1BIWTBfREJHMl9FUlJPUl9SRUNPUkRfQ1BIWTBfREJHMV9TSElGVCAwCj4+ ICsjZGVmaW5lIFNFTklORjRfRklYX0FERFJfQ1BIWTBfREJHMl9FUlJPUl9SRUNPUkRfQ1BIWTBf REJHMV9NQVNLIFwKPj4gKygweGZmZmZmZmZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjRfRklY X0FERFJfQ1BIWTFfREJHMCAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDNBQzQKPj4gKyNk ZWZpbmUgU0VOSU5GNF9GSVhfQUREUl9DUEhZMV9EQkcwX1dPUkRfQ09VTlRfQ1BIWTFfREJHMF9T SElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjRfRklYX0FERFJfQ1BIWTFfREJHMF9XT1JEX0NPVU5U X0NQSFkxX0RCRzBfTUFTSyBcCj4+ICsoMHhmZmZmZmZmZiA8PCAwKQo+PiArI2RlZmluZSBTRU5J TkY0X0ZJWF9BRERSX0NQSFkxX0RCRzEgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgzQUM4 Cj4+ICsjZGVmaW5lIFNFTklORjRfRklYX0FERFJfQ1BIWTFfREJHMV9XT1JEX0NPVU5UX0NQSFkx X0RCRzFfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkY0X0ZJWF9BRERSX0NQSFkxX0RCRzFfV09S RF9DT1VOVF9DUEhZMV9EQkcxX01BU0sgXAo+PiArKDB4ZmZmZiA8PCAwKQo+PiArI2RlZmluZSBT RU5JTkY0X0ZJWF9BRERSX0NQSFkxX0RCRzFfRVJST1JfUkVDT1JEX0NQSFkxX0RCRzBfU0hJRlQg MTYKPj4gKyNkZWZpbmUgU0VOSU5GNF9GSVhfQUREUl9DUEhZMV9EQkcxX0VSUk9SX1JFQ09SRF9D UEhZMV9EQkcwX01BU0sgXAo+PiArKDB4ZmZmZiA8PCAxNikKPj4gKyNkZWZpbmUgU0VOSU5GNF9G SVhfQUREUl9DUEhZMV9EQkcyICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4M0FDQwo+PiAr I2RlZmluZSBTRU5JTkY0X0ZJWF9BRERSX0NQSFkxX0RCRzJfRVJST1JfUkVDT1JEX0NQSFkxX0RC RzFfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkY0X0ZJWF9BRERSX0NQSFkxX0RCRzJfRVJST1Jf UkVDT1JEX0NQSFkxX0RCRzFfTUFTSyBcCj4+ICsoMHhmZmZmZmZmZiA8PCAwKQo+PiArI2RlZmlu ZSBTRU5JTkY0X0ZJWF9BRERSX0NQSFkyX0RCRzAgICAgICAgICAgICAgICAgICAgICAgICAgICAg MHgzQUQwCj4+ICsjZGVmaW5lIFNFTklORjRfRklYX0FERFJfQ1BIWTJfREJHMF9XT1JEX0NPVU5U X0NQSFkyX0RCRzBfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkY0X0ZJWF9BRERSX0NQSFkyX0RC RzBfV09SRF9DT1VOVF9DUEhZMl9EQkcwX01BU0sgXAo+PiArKDB4ZmZmZmZmZmYgPDwgMCkKPj4g KyNkZWZpbmUgU0VOSU5GNF9GSVhfQUREUl9DUEhZMl9EQkcxICAgICAgICAgICAgICAgICAgICAg ICAgICAgIDB4M0FENAo+PiArI2RlZmluZSBTRU5JTkY0X0ZJWF9BRERSX0NQSFkyX0RCRzFfV09S RF9DT1VOVF9DUEhZMl9EQkcxX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GNF9GSVhfQUREUl9D UEhZMl9EQkcxX1dPUkRfQ09VTlRfQ1BIWTJfREJHMV9NQVNLICgweGZmZmYgPDwgMCkKPj4gKyNk ZWZpbmUgU0VOSU5GNF9GSVhfQUREUl9DUEhZMl9EQkcxX0VSUk9SX1JFQ09SRF9DUEhZMl9EQkcw X1NISUZUIDE2Cj4+ICsjZGVmaW5lIFNFTklORjRfRklYX0FERFJfQ1BIWTJfREJHMV9FUlJPUl9S RUNPUkRfQ1BIWTJfREJHMF9NQVNLIFwKPj4gKygweGZmZmYgPDwgMTYpCj4+ICsjZGVmaW5lIFNF TklORjRfRklYX0FERFJfQ1BIWTJfREJHMiAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDNB RDgKPj4gKyNkZWZpbmUgU0VOSU5GNF9GSVhfQUREUl9DUEhZMl9EQkcyX0VSUk9SX1JFQ09SRF9D UEhZMl9EQkcxX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GNF9GSVhfQUREUl9DUEhZMl9EQkcy X0VSUk9SX1JFQ09SRF9DUEhZMl9EQkcxX01BU0sgXAo+PiArKDB4ZmZmZmZmZmYgPDwgMCkKPj4g KyNkZWZpbmUgU0VOSU5GNF9GSVhfQUREUl9EQkcwICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgIDB4M0FEQwo+PiArI2RlZmluZSBTRU5JTkY0X0ZJWF9BRERSX0RCRzBfV09SRF9DT1VO VF9EQkcwX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GNF9GSVhfQUREUl9EQkcwX1dPUkRfQ09V TlRfREJHMF9NQVNLICgweGZmZmZmZmZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjRfRklYX0FE RFJfREJHMSAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDNBRTAKPj4gKyNkZWZp bmUgU0VOSU5GNF9GSVhfQUREUl9EQkcxX1dPUkRfQ09VTlRfREJHMV9TSElGVCAwCj4+ICsjZGVm aW5lIFNFTklORjRfRklYX0FERFJfREJHMV9XT1JEX0NPVU5UX0RCRzFfTUFTSyAoMHhmZmZmIDw8 IDApCj4+ICsjZGVmaW5lIFNFTklORjRfRklYX0FERFJfREJHMV9FUlJPUl9SRUNPUkRfREJHMF9T SElGVCAxNgo+PiArI2RlZmluZSBTRU5JTkY0X0ZJWF9BRERSX0RCRzFfRVJST1JfUkVDT1JEX0RC RzBfTUFTSyAoMHhmZmZmIDw8IDE2KQo+PiArI2RlZmluZSBTRU5JTkY0X0ZJWF9BRERSX0RCRzIg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgzQUU0Cj4+ICsjZGVmaW5lIFNFTklO RjRfRklYX0FERFJfREJHMl9FUlJPUl9SRUNPUkRfREJHMV9TSElGVCAwCj4+ICsjZGVmaW5lIFNF TklORjRfRklYX0FERFJfREJHMl9FUlJPUl9SRUNPUkRfREJHMV9NQVNLICgweGZmZmZmZmZmIDw8 IDApCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9NT0RFICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAweDNBRTgKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX01PREVfQ1NSX0NT STJfTU9ERV9TSElGVCAgMAo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfTU9ERV9DU1JfQ1NJMl9N T0RFX01BU0sgICAoMHhmZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfTU9ERV9DU1Jf Q1NJMl9IRUFERVJfTEVOX1NISUZUIDgKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX01PREVfQ1NS X0NTSTJfSEVBREVSX0xFTl9NQVNLICgweDcgPDwgOCkKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0ky X01PREVfQ1NSX0NQSFlfRElfUE9TX1NISUZUIDE2Cj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9N T0RFX0NTUl9DUEhZX0RJX1BPU19NQVNLICgweGZmIDw8IDE2KQo+PiArI2RlZmluZSBTRU5JTkY0 X0NTSTJfTU9ERV9DU1JfQ1BIWV9XQ19QT1NfU0hJRlQgMjQKPj4gKyNkZWZpbmUgU0VOSU5GNF9D U0kyX01PREVfQ1NSX0NQSFlfV0NfUE9TX01BU0sgKDB4ZmYgPDwgMjQpCj4+ICsjZGVmaW5lIFNF TklORjRfQ1NJMl9ESV9FWFQgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDNB RjAKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0RJX0VYVF9WQzRfU0hJRlQgICAgICAgICAgMAo+ PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfRElfRVhUX1ZDNF9NQVNLICAgICAgICAgICAoMHgzIDw8 IDApCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9ESV9FWFRfRFQ0X1NISUZUICAgICAgICAgIDIK Pj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0RJX0VYVF9EVDRfTUFTSyAgICAgICAgICAgKDB4M2Yg PDwgMikKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0RJX0VYVF9WQzVfU0hJRlQgICAgICAgICAg OAo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfRElfRVhUX1ZDNV9NQVNLICAgICAgICAgICAoMHgz IDw8IDgpCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9ESV9FWFRfRFQ1X1NISUZUICAgICAgICAg IDEwCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9ESV9FWFRfRFQ1X01BU0sgICAgICAgICAgICgw eDNmIDw8IDEwKQo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfRElfQ1RSTF9FWFQgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgMHgzQUY0Cj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9ESV9D VFJMX0VYVF9WQzRfSU5URVJMRUFWSU5HX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0ky X0RJX0NUUkxfRVhUX1ZDNF9JTlRFUkxFQVZJTkdfTUFTSyAoMHgxIDw8IDApCj4+ICsjZGVmaW5l IFNFTklORjRfQ1NJMl9ESV9DVFJMX0VYVF9EVDRfSU5URVJMRUFWSU5HX1NISUZUIDEKPj4gKyNk ZWZpbmUgU0VOSU5GNF9DU0kyX0RJX0NUUkxfRVhUX0RUNF9JTlRFUkxFQVZJTkdfTUFTSyAoMHgz IDw8IDEpCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9ESV9DVFJMX0VYVF9WQzVfSU5URVJMRUFW SU5HX1NISUZUIDgKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0RJX0NUUkxfRVhUX1ZDNV9JTlRF UkxFQVZJTkdfTUFTSyAoMHgxIDw8IDgpCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9ESV9DVFJM X0VYVF9EVDVfSU5URVJMRUFWSU5HX1NISUZUIDkKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0RJ X0NUUkxfRVhUX0RUNV9JTlRFUkxFQVZJTkdfTUFTSyAoMHgzIDw8IDkpCj4+ICsjZGVmaW5lIFNF TklORjRfQ1NJMl9DUEhZX0xPT1BCQUNLICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDNB RjgKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0NQSFlfTE9PUEJBQ0tfVFJJR0dFUl9TWU5DX0lO SVRfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfQ1BIWV9MT09QQkFDS19UUklHR0VS X1NZTkNfSU5JVF9NQVNLICgweDEgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0NQSFlf TE9PUEJBQ0tfUkVMRUFTRV9TWU5DX0lOSVRfU0hJRlQgMQo+PiArI2RlZmluZSBTRU5JTkY0X0NT STJfQ1BIWV9MT09QQkFDS19SRUxFQVNFX1NZTkNfSU5JVF9NQVNLICgweDEgPDwgMSkKPj4gKyNk ZWZpbmUgU0VOSU5GNF9DU0kyX1BST0dTRVFfMCAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgIDB4M0IwMAo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfUFJPR1NFUV8wX1BST0dTRVFfUzBf U0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfUFJPR1NFUV8wX1BST0dTRVFfUzBfTUFT SyAoMHg3IDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9QUk9HU0VRXzBfUFJPR1NFUV9T MV9TSElGVCA0Cj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9QUk9HU0VRXzBfUFJPR1NFUV9TMV9N QVNLICgweDcgPDwgNCkKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX1BST0dTRVFfMF9QUk9HU0VR X1MyX1NISUZUIDgKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX1BST0dTRVFfMF9QUk9HU0VRX1My X01BU0sgKDB4NyA8PCA4KQo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfUFJPR1NFUV8wX1BST0dT RVFfUzNfU0hJRlQgMTIKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX1BST0dTRVFfMF9QUk9HU0VR X1MzX01BU0sgKDB4NyA8PCAxMikKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX1BST0dTRVFfMF9Q Uk9HU0VRX1M0X1NISUZUIDE2Cj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9QUk9HU0VRXzBfUFJP R1NFUV9TNF9NQVNLICgweDcgPDwgMTYpCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9QUk9HU0VR XzBfUFJPR1NFUV9TNV9TSElGVCAyMAo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfUFJPR1NFUV8w X1BST0dTRVFfUzVfTUFTSyAoMHg3IDw8IDIwKQo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfUFJP R1NFUV8wX1BST0dTRVFfUzZfU0hJRlQgMjQKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX1BST0dT RVFfMF9QUk9HU0VRX1M2X01BU0sgKDB4NyA8PCAyNCkKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0ky X1BST0dTRVFfMF9QUk9HU0VRX1M3X1NISUZUIDI4Cj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9Q Uk9HU0VRXzBfUFJPR1NFUV9TN19NQVNLICgweDcgPDwgMjgpCj4+ICsjZGVmaW5lIFNFTklORjRf Q1NJMl9QUk9HU0VRXzEgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDNCMDQKPj4g KyNkZWZpbmUgU0VOSU5GNF9DU0kyX1BST0dTRVFfMV9QUk9HU0VRX1M4X1NISUZUIDAKPj4gKyNk ZWZpbmUgU0VOSU5GNF9DU0kyX1BST0dTRVFfMV9QUk9HU0VRX1M4X01BU0sgKDB4NyA8PCAwKQo+ PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfUFJPR1NFUV8xX1BST0dTRVFfUzlfU0hJRlQgNAo+PiAr I2RlZmluZSBTRU5JTkY0X0NTSTJfUFJPR1NFUV8xX1BST0dTRVFfUzlfTUFTSyAoMHg3IDw8IDQp Cj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9QUk9HU0VRXzFfUFJPR1NFUV9TMTBfU0hJRlQgOAo+ PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfUFJPR1NFUV8xX1BST0dTRVFfUzEwX01BU0sgKDB4NyA8 PCA4KQo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfUFJPR1NFUV8xX1BST0dTRVFfUzExX1NISUZU IDEyCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9QUk9HU0VRXzFfUFJPR1NFUV9TMTFfTUFTSyAo MHg3IDw8IDEyKQo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfUFJPR1NFUV8xX1BST0dTRVFfUzEy X1NISUZUIDE2Cj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9QUk9HU0VRXzFfUFJPR1NFUV9TMTJf TUFTSyAoMHg3IDw8IDE2KQo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfUFJPR1NFUV8xX1BST0dT RVFfUzEzX1NISUZUIDIwCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9QUk9HU0VRXzFfUFJPR1NF UV9TMTNfTUFTSyAoMHg3IDw8IDIwKQo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfSU5UX0VOX0VY VCAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgzQjEwCj4+ICsjZGVmaW5lIFNFTklO RjRfQ1NJMl9JTlRfRU5fRVhUX0RQSFkwX1JFU1lOQ19GSUZPX09WRVJGTE9XX1NISUZUIDEKPj4g KyNkZWZpbmUgU0VOSU5GNF9DU0kyX0lOVF9FTl9FWFRfRFBIWTBfUkVTWU5DX0ZJRk9fT1ZFUkZM T1dfTUFTSyAoMHgxIDw8IDEpCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9JTlRfRU5fRVhUX0RQ SFkxX1JFU1lOQ19GSUZPX09WRVJGTE9XX1NISUZUIDIKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0ky X0lOVF9FTl9FWFRfRFBIWTFfUkVTWU5DX0ZJRk9fT1ZFUkZMT1dfTUFTSyAoMHgxIDw8IDIpCj4+ ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9JTlRfRU5fRVhUX0RQSFkyX1JFU1lOQ19GSUZPX09WRVJG TE9XX1NISUZUIDMKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0lOVF9FTl9FWFRfRFBIWTJfUkVT WU5DX0ZJRk9fT1ZFUkZMT1dfTUFTSyAoMHgxIDw8IDMpCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJ Ml9JTlRfRU5fRVhUX0RQSFkzX1JFU1lOQ19GSUZPX09WRVJGTE9XX1NISUZUIDQKPj4gKyNkZWZp bmUgU0VOSU5GNF9DU0kyX0lOVF9FTl9FWFRfRFBIWTNfUkVTWU5DX0ZJRk9fT1ZFUkZMT1dfTUFT SyAoMHgxIDw8IDQpCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9JTlRfRU5fRVhUX0VSUl9TT1Rf U1lOQ19IU19UUklPMF9TSElGVCA4Cj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9JTlRfRU5fRVhU X0VSUl9TT1RfU1lOQ19IU19UUklPMF9NQVNLICgweDEgPDwgOCkKPj4gKyNkZWZpbmUgU0VOSU5G NF9DU0kyX0lOVF9FTl9FWFRfRVJSX1NPVF9TWU5DX0hTX1RSSU8xX1NISUZUIDkKPj4gKyNkZWZp bmUgU0VOSU5GNF9DU0kyX0lOVF9FTl9FWFRfRVJSX1NPVF9TWU5DX0hTX1RSSU8xX01BU0sgKDB4 MSA8PCA5KQo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfSU5UX0VOX0VYVF9FUlJfU09UX1NZTkNf SFNfVFJJTzJfU0hJRlQgMTAKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0lOVF9FTl9FWFRfRVJS X1NPVF9TWU5DX0hTX1RSSU8yX01BU0sgKDB4MSA8PCAxMCkKPj4gKyNkZWZpbmUgU0VOSU5GNF9D U0kyX0lOVF9FTl9FWFRfRVJSX1NPVF9TWU5DX0hTX1RSSU8zX1NISUZUIDExCj4+ICsjZGVmaW5l IFNFTklORjRfQ1NJMl9JTlRfRU5fRVhUX0VSUl9TT1RfU1lOQ19IU19UUklPM19NQVNLICgweDEg PDwgMTEpCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9JTlRfRU5fRVhUX0lOVF9XQ0xSX0VOX1NI SUZUIDMxCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9JTlRfRU5fRVhUX0lOVF9XQ0xSX0VOX01B U0sgKDB4MSA8PCAzMSkKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0lOVF9TVEFUVVNfRVhUICAg ICAgICAgICAgICAgICAgICAgICAgICAgIDB4M0IxNAo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJf SU5UX1NUQVRVU19FWFRfRFBIWTBfUkVTWU5DX0ZJRk9fT1ZFUkZMT1dfU1RBX1NISUZUIDEKPj4g KyNkZWZpbmUgU0VOSU5GNF9DU0kyX0lOVF9TVEFUVVNfRVhUX0RQSFkwX1JFU1lOQ19GSUZPX09W RVJGTE9XX1NUQV9NQVNLIFwKPj4gKygweDEgPDwgMSkKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0ky X0lOVF9TVEFUVVNfRVhUX0RQSFkxX1JFU1lOQ19GSUZPX09WRVJGTE9XX1NUQV9TSElGVCAyCj4+ ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9JTlRfU1RBVFVTX0VYVF9EUEhZMV9SRVNZTkNfRklGT19P VkVSRkxPV19TVEFfTUFTSyBcCj4+ICsoMHgxIDw8IDIpCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJ Ml9JTlRfU1RBVFVTX0VYVF9EUEhZMl9SRVNZTkNfRklGT19PVkVSRkxPV19TVEFfU0hJRlQgMwo+ PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfSU5UX1NUQVRVU19FWFRfRFBIWTJfUkVTWU5DX0ZJRk9f T1ZFUkZMT1dfU1RBX01BU0sgXAo+PiArKDB4MSA8PCAzKQo+PiArI2RlZmluZSBTRU5JTkY0X0NT STJfSU5UX1NUQVRVU19FWFRfRFBIWTNfUkVTWU5DX0ZJRk9fT1ZFUkZMT1dfU1RBX1NISUZUIDQK Pj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0lOVF9TVEFUVVNfRVhUX0RQSFkzX1JFU1lOQ19GSUZP X09WRVJGTE9XX1NUQV9NQVNLIFwKPj4gKygweDEgPDwgNCkKPj4gKyNkZWZpbmUgU0VOSU5GNF9D U0kyX0lOVF9TVEFUVVNfRVhUX0VSUl9TT1RfU1lOQ19IU19UUklPMF9TSElGVCA4Cj4+ICsjZGVm aW5lIFNFTklORjRfQ1NJMl9JTlRfU1RBVFVTX0VYVF9FUlJfU09UX1NZTkNfSFNfVFJJTzBfTUFT SyAoMHgxIDw8IDgpCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9JTlRfU1RBVFVTX0VYVF9FUlJf U09UX1NZTkNfSFNfVFJJTzFfU0hJRlQgOQo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfSU5UX1NU QVRVU19FWFRfRVJSX1NPVF9TWU5DX0hTX1RSSU8xX01BU0sgKDB4MSA8PCA5KQo+PiArI2RlZmlu ZSBTRU5JTkY0X0NTSTJfSU5UX1NUQVRVU19FWFRfRVJSX1NPVF9TWU5DX0hTX1RSSU8yX1NISUZU IDEwCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9JTlRfU1RBVFVTX0VYVF9FUlJfU09UX1NZTkNf SFNfVFJJTzJfTUFTSyAoMHgxIDw8IDEwKQo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfSU5UX1NU QVRVU19FWFRfRVJSX1NPVF9TWU5DX0hTX1RSSU8zX1NISUZUIDExCj4+ICsjZGVmaW5lIFNFTklO RjRfQ1NJMl9JTlRfU1RBVFVTX0VYVF9FUlJfU09UX1NZTkNfSFNfVFJJTzNfTUFTSyAoMHgxIDw8 IDExKQo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfQ1BIWV9GSVhfUE9JTlRfUlNUICAgICAgICAg ICAgICAgICAgICAgICAgMHgzQjE4Cj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9DUEhZX0ZJWF9Q T0lOVF9SU1RfQ1BIWV9GSVhfUE9JTlRfUlNUX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GNF9D U0kyX0NQSFlfRklYX1BPSU5UX1JTVF9DUEhZX0ZJWF9QT0lOVF9SU1RfTUFTSyAoMHgxIDw8IDAp Cj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9DUEhZX0ZJWF9QT0lOVF9SU1RfQ1BIWV9GSVhfUE9J TlRfUlNUX01PREVfU0hJRlQgMQo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfQ1BIWV9GSVhfUE9J TlRfUlNUX0NQSFlfRklYX1BPSU5UX1JTVF9NT0RFX01BU0sgKDB4MSA8PCAxKQo+PiArI2RlZmlu ZSBTRU5JTkY0X0NTSTJfUkxSM19DT04wICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg MHgzQjFDCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9STFIzX0NPTjBfUkxSM19QUkJTX1BBVFRF Uk5fU0VMX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX1JMUjNfQ09OMF9STFIzX1BS QlNfUEFUVEVSTl9TRUxfTUFTSyAoMHhmZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJf UkxSM19DT04wX1JMUjNfUFJCU19TRUVEXzBfU0hJRlQgOAo+PiArI2RlZmluZSBTRU5JTkY0X0NT STJfUkxSM19DT04wX1JMUjNfUFJCU19TRUVEXzBfTUFTSyAoMHhmZiA8PCA4KQo+PiArI2RlZmlu ZSBTRU5JTkY0X0NTSTJfUkxSM19DT04wX1JMUjNfUFJCU19TRUVEXzFfU0hJRlQgMTYKPj4gKyNk ZWZpbmUgU0VOSU5GNF9DU0kyX1JMUjNfQ09OMF9STFIzX1BSQlNfU0VFRF8xX01BU0sgKDB4ZmYg PDwgMTYpCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9STFIzX0NPTjBfUkxSM19QUkJTX1NFRURf Ml9TSElGVCAyNAo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfUkxSM19DT04wX1JMUjNfUFJCU19T RUVEXzJfTUFTSyAoMHhmZiA8PCAyNCkKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0RQSFlfU1lO QyAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4M0IyMAo+PiArI2RlZmluZSBTRU5J TkY0X0NTSTJfRFBIWV9TWU5DX1NZTkNfU0VRX01BU0tfMF9TSElGVCAwCj4+ICsjZGVmaW5lIFNF TklORjRfQ1NJMl9EUEhZX1NZTkNfU1lOQ19TRVFfTUFTS18wX01BU0sgKDB4ZmZmZiA8PCAwKQo+ PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfRFBIWV9TWU5DX1NZTkNfU0VRX1BBVF8wX1NISUZUIDE2 Cj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9EUEhZX1NZTkNfU1lOQ19TRVFfUEFUXzBfTUFTSyAo MHhmZmZmIDw8IDE2KQo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfREVTS0VXX1NZTkMgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgMHgzQjI0Cj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9E RVNLRVdfU1lOQ19TWU5DX1NFUV9NQVNLXzFfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkY0X0NT STJfREVTS0VXX1NZTkNfU1lOQ19TRVFfTUFTS18xX01BU0sgKDB4ZmZmZiA8PCAwKQo+PiArI2Rl ZmluZSBTRU5JTkY0X0NTSTJfREVTS0VXX1NZTkNfU1lOQ19TRVFfUEFUXzFfU0hJRlQgMTYKPj4g KyNkZWZpbmUgU0VOSU5GNF9DU0kyX0RFU0tFV19TWU5DX1NZTkNfU0VRX1BBVF8xX01BU0sgKDB4 ZmZmZiA8PCAxNikKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0RFVEVDVF9EQkcyICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgIDB4M0IyOAo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfREVU RUNUX0RCRzJfREVURUNUX1NZTkNfTEFORTNfU1RfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkY0 X0NTSTJfREVURUNUX0RCRzJfREVURUNUX1NZTkNfTEFORTNfU1RfTUFTSyAoMHgxIDw8IDApCj4+ ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9ERVRFQ1RfREJHMl9ERVRFQ1RfRVNDQVBFX0xBTkUzX1NU X1NISUZUIDEKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0RFVEVDVF9EQkcyX0RFVEVDVF9FU0NB UEVfTEFORTNfU1RfTUFTSyAoMHgxIDw8IDEpCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9ERVRF Q1RfREJHMl9ERVRFQ1RfUE9TVF9MQU5FM19TVF9TSElGVCAyCj4+ICsjZGVmaW5lIFNFTklORjRf Q1NJMl9ERVRFQ1RfREJHMl9ERVRFQ1RfUE9TVF9MQU5FM19TVF9NQVNLICgweDEgPDwgMikKPj4g KyNkZWZpbmUgU0VOSU5GNF9DU0kyX0RFVEVDVF9EQkcyX1BPU0lUSU9OX1NZTkNfTEFORTNfU1Rf U0hJRlQgMwo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfREVURUNUX0RCRzJfUE9TSVRJT05fU1lO Q19MQU5FM19TVF9NQVNLICgweGYgPDwgMykKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0RFVEVD VF9EQkcyX1BPU0lUSU9OX0VTQ0FQRV9MQU5FM19TVF9TSElGVCA3Cj4+ICsjZGVmaW5lIFNFTklO RjRfQ1NJMl9ERVRFQ1RfREJHMl9QT1NJVElPTl9FU0NBUEVfTEFORTNfU1RfTUFTSyAoMHhmIDw8 IDcpCj4+ICsjZGVmaW5lIFNFTklORjRfRklYX0FERFJfQ1BIWTNfREJHMCAgICAgICAgICAgICAg ICAgICAgICAgICAgICAweDNCMzAKPj4gKyNkZWZpbmUgU0VOSU5GNF9GSVhfQUREUl9DUEhZM19E QkcwX1dPUkRfQ09VTlRfQ1BIWTNfREJHMF9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjRfRklY X0FERFJfQ1BIWTNfREJHMF9XT1JEX0NPVU5UX0NQSFkzX0RCRzBfTUFTSyBcCj4+ICsoMHhmZmZm ZmZmZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkY0X0ZJWF9BRERSX0NQSFkzX0RCRzEgICAgICAg ICAgICAgICAgICAgICAgICAgICAgMHgzQjM0Cj4+ICsjZGVmaW5lIFNFTklORjRfRklYX0FERFJf Q1BIWTNfREJHMV9XT1JEX0NPVU5UX0NQSFkzX0RCRzFfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5J TkY0X0ZJWF9BRERSX0NQSFkzX0RCRzFfV09SRF9DT1VOVF9DUEhZM19EQkcxX01BU0sgKDB4ZmZm ZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkY0X0ZJWF9BRERSX0NQSFkzX0RCRzFfRVJST1JfUkVD T1JEX0NQSFkzX0RCRzBfU0hJRlQgMTYKPj4gKyNkZWZpbmUgU0VOSU5GNF9GSVhfQUREUl9DUEhZ M19EQkcxX0VSUk9SX1JFQ09SRF9DUEhZM19EQkcwX01BU0sgKDB4ZmZmZiA8PCAxNikKPj4gKyNk ZWZpbmUgU0VOSU5GNF9GSVhfQUREUl9DUEhZM19EQkcyICAgICAgICAgICAgICAgICAgICAgICAg ICAgIDB4M0IzOAo+PiArI2RlZmluZSBTRU5JTkY0X0ZJWF9BRERSX0NQSFkzX0RCRzJfRVJST1Jf UkVDT1JEX0NQSFkzX0RCRzFfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkY0X0ZJWF9BRERSX0NQ SFkzX0RCRzJfRVJST1JfUkVDT1JEX0NQSFkzX0RCRzFfTUFTSyBcCj4+ICsoMHhmZmZmZmZmZiA8 PCAwKQo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfRElfRVhUXzIgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgMHgzQjNDCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9ESV9FWFRfMl9W QzZfU0hJRlQgICAgICAgIDAKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0RJX0VYVF8yX1ZDNl9N QVNLICAgICAgICAgKDB4MyA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfRElfRVhUXzJf RFQ2X1NISUZUICAgICAgICAyCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9ESV9FWFRfMl9EVDZf TUFTSyAgICAgICAgICgweDNmIDw8IDIpCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9ESV9FWFRf Ml9WQzdfU0hJRlQgICAgICAgIDgKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0RJX0VYVF8yX1ZD N19NQVNLICAgICAgICAgKDB4MyA8PCA4KQo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfRElfRVhU XzJfRFQ3X1NISUZUICAgICAgICAxMAo+PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfRElfRVhUXzJf RFQ3X01BU0sgICAgICAgICAoMHgzZiA8PCAxMCkKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0RJ X0NUUkxfRVhUXzIgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4M0I0MAo+PiArI2RlZmlu ZSBTRU5JTkY0X0NTSTJfRElfQ1RSTF9FWFRfMl9WQzZfSU5URVJMRUFWSU5HX1NISUZUIDAKPj4g KyNkZWZpbmUgU0VOSU5GNF9DU0kyX0RJX0NUUkxfRVhUXzJfVkM2X0lOVEVSTEVBVklOR19NQVNL ICgweDEgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0RJX0NUUkxfRVhUXzJfRFQ2X0lO VEVSTEVBVklOR19TSElGVCAxCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJMl9ESV9DVFJMX0VYVF8y X0RUNl9JTlRFUkxFQVZJTkdfTUFTSyAoMHgzIDw8IDEpCj4+ICsjZGVmaW5lIFNFTklORjRfQ1NJ Ml9ESV9DVFJMX0VYVF8yX1ZDN19JTlRFUkxFQVZJTkdfU0hJRlQgOAo+PiArI2RlZmluZSBTRU5J TkY0X0NTSTJfRElfQ1RSTF9FWFRfMl9WQzdfSU5URVJMRUFWSU5HX01BU0sgKDB4MSA8PCA4KQo+ PiArI2RlZmluZSBTRU5JTkY0X0NTSTJfRElfQ1RSTF9FWFRfMl9EVDdfSU5URVJMRUFWSU5HX1NI SUZUIDkKPj4gKyNkZWZpbmUgU0VOSU5GNF9DU0kyX0RJX0NUUkxfRVhUXzJfRFQ3X0lOVEVSTEVB VklOR19NQVNLICgweDMgPDwgOSkKPj4gKyNkZWZpbmUgU0VOSU5GNF9XSVJFX1NUQVRFX0RFQ09E RV9DUEhZM19EQkcwICAgICAgICAgICAgICAgICAgIDB4M0I0NAo+PiArI2RlZmluZSBTRU5JTkY0 X1dJUkVfU1RBVEVfREVDT0RFX0NQSFkzX0RCRzBfU1lNQk9MX1NUUkVBTTBfQ1BIWTNfU0hJRlQg MAo+PiArI2RlZmluZSBTRU5JTkY0X1dJUkVfU1RBVEVfREVDT0RFX0NQSFkzX0RCRzBfU1lNQk9M X1NUUkVBTTBfQ1BIWTNfTUFTSyBcCj4+ICsoMHhmZmZmZmZmZiA8PCAwKQo+PiArI2RlZmluZSBT RU5JTkY0X1dJUkVfU1RBVEVfREVDT0RFX0NQSFkzX0RCRzEgICAgICAgICAgICAgICAgICAgMHgz QjQ4Cj4+ICsjZGVmaW5lIFNFTklORjRfV0lSRV9TVEFURV9ERUNPREVfQ1BIWTNfREJHMV9TWU1C T0xfU1RSRUFNMV9DUEhZM19TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjRfV0lSRV9TVEFURV9E RUNPREVfQ1BIWTNfREJHMV9TWU1CT0xfU1RSRUFNMV9DUEhZM19NQVNLIFwKPj4gKygweDNmZiA8 PCAwKQo+PiArI2RlZmluZSBTRU5JTkY0X1dJUkVfU1RBVEVfREVDT0RFX0NQSFkzX0RCRzFfU1lN Qk9MX1NUUkVBTV9WQUxJRF9DUEhZM19TSElGVCAxMAo+PiArI2RlZmluZSBTRU5JTkY0X1dJUkVf U1RBVEVfREVDT0RFX0NQSFkzX0RCRzFfU1lNQk9MX1NUUkVBTV9WQUxJRF9DUEhZM19NQVNLIFwK Pj4gKygweDEgPDwgMTApCj4+ICsjZGVmaW5lIFNFTklORjRfTVVYX0NUUkwgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAweDNEMDAKPj4gKyNkZWZpbmUgU0VOSU5GNF9NVVhf Q1RSTF9TRU5JTkZfTVVYX1NXX1JTVF9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjRfTVVYX0NU UkxfU0VOSU5GX01VWF9TV19SU1RfTUFTSyAoMHgxIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjRf TVVYX0NUUkxfU0VOSU5GX0lSUV9TV19SU1RfU0hJRlQgMQo+PiArI2RlZmluZSBTRU5JTkY0X01V WF9DVFJMX1NFTklORl9JUlFfU1dfUlNUX01BU0sgKDB4MSA8PCAxKQo+PiArI2RlZmluZSBTRU5J TkY0X01VWF9DVFJMX1NFTklORl9NVVhfUkRZX01PREVfU0hJRlQgNAo+PiArI2RlZmluZSBTRU5J TkY0X01VWF9DVFJMX1NFTklORl9NVVhfUkRZX01PREVfTUFTSyAoMHgxIDw8IDQpCj4+ICsjZGVm aW5lIFNFTklORjRfTVVYX0NUUkxfU0VOSU5GX01VWF9SRFlfVkFMVUVfU0hJRlQgNQo+PiArI2Rl ZmluZSBTRU5JTkY0X01VWF9DVFJMX1NFTklORl9NVVhfUkRZX1ZBTFVFX01BU0sgKDB4MSA8PCA1 KQo+PiArI2RlZmluZSBTRU5JTkY0X01VWF9DVFJMX1NFTklORl9IU1lOQ19NQVNLX1NISUZUIDcK Pj4gKyNkZWZpbmUgU0VOSU5GNF9NVVhfQ1RSTF9TRU5JTkZfSFNZTkNfTUFTS19NQVNLICgweDEg PDwgNykKPj4gKyNkZWZpbmUgU0VOSU5GNF9NVVhfQ1RSTF9TRU5JTkZfUElYX1NFTF9TSElGVCAg OAo+PiArI2RlZmluZSBTRU5JTkY0X01VWF9DVFJMX1NFTklORl9QSVhfU0VMX01BU0sgICAoMHgx IDw8IDgpCj4+ICsjZGVmaW5lIFNFTklORjRfTVVYX0NUUkxfU0VOSU5GX1ZTWU5DX1BPTF9TSElG VCA5Cj4+ICsjZGVmaW5lIFNFTklORjRfTVVYX0NUUkxfU0VOSU5GX1ZTWU5DX1BPTF9NQVNLICgw eDEgPDwgOSkKPj4gKyNkZWZpbmUgU0VOSU5GNF9NVVhfQ1RSTF9TRU5JTkZfSFNZTkNfUE9MX1NI SUZUIDEwCj4+ICsjZGVmaW5lIFNFTklORjRfTVVYX0NUUkxfU0VOSU5GX0hTWU5DX1BPTF9NQVNL ICgweDEgPDwgMTApCj4+ICsjZGVmaW5lIFNFTklORjRfTVVYX0NUUkxfT1ZFUlJVTl9SU1RfRU5f U0hJRlQgIDExCj4+ICsjZGVmaW5lIFNFTklORjRfTVVYX0NUUkxfT1ZFUlJVTl9SU1RfRU5fTUFT SyAgICgweDEgPDwgMTEpCj4+ICsjZGVmaW5lIFNFTklORjRfTVVYX0NUUkxfU0VOSU5GX1NSQ19T RUxfU0hJRlQgIDEyCj4+ICsjZGVmaW5lIFNFTklORjRfTVVYX0NUUkxfU0VOSU5GX1NSQ19TRUxf TUFTSyAgICgweGYgPDwgMTIpCj4+ICsjZGVmaW5lIFNFTklORjRfTVVYX0NUUkxfRklGT19QVVNI X0VOX1NISUZUICAgIDE2Cj4+ICsjZGVmaW5lIFNFTklORjRfTVVYX0NUUkxfRklGT19QVVNIX0VO X01BU0sgICAgICgweDNmIDw8IDE2KQo+PiArI2RlZmluZSBTRU5JTkY0X01VWF9DVFJMX0ZJRk9f RkxVU0hfRU5fU0hJRlQgICAyMgo+PiArI2RlZmluZSBTRU5JTkY0X01VWF9DVFJMX0ZJRk9fRkxV U0hfRU5fTUFTSyAgICAoMHgzZiA8PCAyMikKPj4gKyNkZWZpbmUgU0VOSU5GNF9NVVhfQ1RSTF9G SUZPX0ZVTExfV1JfRU5fU0hJRlQgMjgKPj4gKyNkZWZpbmUgU0VOSU5GNF9NVVhfQ1RSTF9GSUZP X0ZVTExfV1JfRU5fTUFTSyAgKDB4MyA8PCAyOCkKPj4gKyNkZWZpbmUgU0VOSU5GNF9NVVhfQ1RS TF9DUk9QX0VOX1NISUZUICAgICAgICAgMzAKPj4gKyNkZWZpbmUgU0VOSU5GNF9NVVhfQ1RSTF9D Uk9QX0VOX01BU0sgICAgICAgICAgKDB4MSA8PCAzMCkKPj4gKyNkZWZpbmUgU0VOSU5GNF9NVVhf Q1RSTF9TRU5JTkZfTVVYX0VOX1NISUZUICAgMzEKPj4gKyNkZWZpbmUgU0VOSU5GNF9NVVhfQ1RS TF9TRU5JTkZfTVVYX0VOX01BU0sgICAgKDB4MSA8PCAzMSkKPj4gKyNkZWZpbmUgU0VOSU5GNF9N VVhfSU5URU4gICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4M0QwNAo+PiAr I2RlZmluZSBTRU5JTkY0X01VWF9JTlRFTl9TRU5JTkZfT1ZFUlJVTl9JUlFfRU5fU0hJRlQgMAo+ PiArI2RlZmluZSBTRU5JTkY0X01VWF9JTlRFTl9TRU5JTkZfT1ZFUlJVTl9JUlFfRU5fTUFTSyAo MHgxIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjRfTVVYX0lOVEVOX1NFTklORl9DUkNFUlJfSVJR X0VOX1NISUZUIDEKPj4gKyNkZWZpbmUgU0VOSU5GNF9NVVhfSU5URU5fU0VOSU5GX0NSQ0VSUl9J UlFfRU5fTUFTSyAoMHgxIDw8IDEpCj4+ICsjZGVmaW5lIFNFTklORjRfTVVYX0lOVEVOX1NFTklO Rl9GU01FUlJfSVJRX0VOX1NISUZUIDIKPj4gKyNkZWZpbmUgU0VOSU5GNF9NVVhfSU5URU5fU0VO SU5GX0ZTTUVSUl9JUlFfRU5fTUFTSyAoMHgxIDw8IDIpCj4+ICsjZGVmaW5lIFNFTklORjRfTVVY X0lOVEVOX1NFTklORl9WU0laRUVSUl9JUlFfRU5fU0hJRlQgMwo+PiArI2RlZmluZSBTRU5JTkY0 X01VWF9JTlRFTl9TRU5JTkZfVlNJWkVFUlJfSVJRX0VOX01BU0sgKDB4MSA8PCAzKQo+PiArI2Rl ZmluZSBTRU5JTkY0X01VWF9JTlRFTl9TRU5JTkZfSFNJWkVFUlJfSVJRX0VOX1NISUZUIDQKPj4g KyNkZWZpbmUgU0VOSU5GNF9NVVhfSU5URU5fU0VOSU5GX0hTSVpFRVJSX0lSUV9FTl9NQVNLICgw eDEgPDwgNCkKPj4gKyNkZWZpbmUgU0VOSU5GNF9NVVhfSU5URU5fU0VOSU5GX1NFTlNPUl9WU0la RUVSUl9JUlFfRU5fU0hJRlQgNQo+PiArI2RlZmluZSBTRU5JTkY0X01VWF9JTlRFTl9TRU5JTkZf U0VOU09SX1ZTSVpFRVJSX0lSUV9FTl9NQVNLICgweDEgPDwgNSkKPj4gKyNkZWZpbmUgU0VOSU5G NF9NVVhfSU5URU5fU0VOSU5GX1NFTlNPUl9IU0laRUVSUl9JUlFfRU5fU0hJRlQgNgo+PiArI2Rl ZmluZSBTRU5JTkY0X01VWF9JTlRFTl9TRU5JTkZfU0VOU09SX0hTSVpFRVJSX0lSUV9FTl9NQVNL ICgweDEgPDwgNikKPj4gKyNkZWZpbmUgU0VOSU5GNF9NVVhfSU5URU5fU0VOSU5GX0lSUV9DTFJf U0VMX1NISUZUIDMxCj4+ICsjZGVmaW5lIFNFTklORjRfTVVYX0lOVEVOX1NFTklORl9JUlFfQ0xS X1NFTF9NQVNLICgweDEgPDwgMzEpCj4+ICsjZGVmaW5lIFNFTklORjRfTVVYX0lOVFNUQSAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDNEMDgKPj4gKyNkZWZpbmUgU0VOSU5G NF9NVVhfSU5UU1RBX1NFTklORl9PVkVSUlVOX0lSUV9TVEFfU0hJRlQgMAo+PiArI2RlZmluZSBT RU5JTkY0X01VWF9JTlRTVEFfU0VOSU5GX09WRVJSVU5fSVJRX1NUQV9NQVNLICgweDEgPDwgMCkK Pj4gKyNkZWZpbmUgU0VOSU5GNF9NVVhfSU5UU1RBX1NFTklORl9DUkNFUlJfSVJRX1NUQV9TSElG VCAxCj4+ICsjZGVmaW5lIFNFTklORjRfTVVYX0lOVFNUQV9TRU5JTkZfQ1JDRVJSX0lSUV9TVEFf TUFTSyAoMHgxIDw8IDEpCj4+ICsjZGVmaW5lIFNFTklORjRfTVVYX0lOVFNUQV9TRU5JTkZfRlNN RVJSX0lSUV9TVEFfU0hJRlQgMgo+PiArI2RlZmluZSBTRU5JTkY0X01VWF9JTlRTVEFfU0VOSU5G X0ZTTUVSUl9JUlFfU1RBX01BU0sgKDB4MSA8PCAyKQo+PiArI2RlZmluZSBTRU5JTkY0X01VWF9J TlRTVEFfU0VOSU5GX1ZTSVpFRVJSX0lSUV9TVEFfU0hJRlQgMwo+PiArI2RlZmluZSBTRU5JTkY0 X01VWF9JTlRTVEFfU0VOSU5GX1ZTSVpFRVJSX0lSUV9TVEFfTUFTSyAoMHgxIDw8IDMpCj4+ICsj ZGVmaW5lIFNFTklORjRfTVVYX0lOVFNUQV9TRU5JTkZfSFNJWkVFUlJfSVJRX1NUQV9TSElGVCA0 Cj4+ICsjZGVmaW5lIFNFTklORjRfTVVYX0lOVFNUQV9TRU5JTkZfSFNJWkVFUlJfSVJRX1NUQV9N QVNLICgweDEgPDwgNCkKPj4gKyNkZWZpbmUgU0VOSU5GNF9NVVhfSU5UU1RBX1NFTklORl9TRU5T T1JfVlNJWkVFUlJfSVJRX1NUQV9TSElGVCA1Cj4+ICsjZGVmaW5lIFNFTklORjRfTVVYX0lOVFNU QV9TRU5JTkZfU0VOU09SX1ZTSVpFRVJSX0lSUV9TVEFfTUFTSyAoMHgxIDw8IDUpCj4+ICsjZGVm aW5lIFNFTklORjRfTVVYX0lOVFNUQV9TRU5JTkZfU0VOU09SX0hTSVpFRVJSX0lSUV9TVEFfU0hJ RlQgNgo+PiArI2RlZmluZSBTRU5JTkY0X01VWF9JTlRTVEFfU0VOSU5GX1NFTlNPUl9IU0laRUVS Ul9JUlFfU1RBX01BU0sgKDB4MSA8PCA2KQo+PiArI2RlZmluZSBTRU5JTkY0X01VWF9TSVpFICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgzRDBDCj4+ICsjZGVmaW5lIFNF TklORjRfTVVYX1NJWkVfU0VOSU5GX1ZTSVpFX1NISUZUICAgIDAKPj4gKyNkZWZpbmUgU0VOSU5G NF9NVVhfU0laRV9TRU5JTkZfVlNJWkVfTUFTSyAgICAgKDB4ZmZmZiA8PCAwKQo+PiArI2RlZmlu ZSBTRU5JTkY0X01VWF9TSVpFX1NFTklORl9IU0laRV9TSElGVCAgICAxNgo+PiArI2RlZmluZSBT RU5JTkY0X01VWF9TSVpFX1NFTklORl9IU0laRV9NQVNLICAgICAoMHhmZmZmIDw8IDE2KQo+PiAr I2RlZmluZSBTRU5JTkY0X01VWF9ERUJVR18xICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgMHgzRDEwCj4+ICsjZGVmaW5lIFNFTklORjRfTVVYX0RFQlVHXzFfREVCVUdfSU5GT19T SElGVCAgIDAKPj4gKyNkZWZpbmUgU0VOSU5GNF9NVVhfREVCVUdfMV9ERUJVR19JTkZPX01BU0sg ICAgKDB4ZmZmZmZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GNF9NVVhfREVCVUdfMiAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4M0QxNAo+PiArI2RlZmluZSBTRU5JTkY0 X01VWF9ERUJVR18yX0RFQlVHX0lORk9fU0hJRlQgICAwCj4+ICsjZGVmaW5lIFNFTklORjRfTVVY X0RFQlVHXzJfREVCVUdfSU5GT19NQVNLICAgICgweGZmZmZmZmZmIDw8IDApCj4+ICsjZGVmaW5l IFNFTklORjRfTVVYX0RFQlVHXzMgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAw eDNEMTgKPj4gKyNkZWZpbmUgU0VOSU5GNF9NVVhfREVCVUdfM19ERUJVR19JTkZPX1NISUZUICAg MAo+PiArI2RlZmluZSBTRU5JTkY0X01VWF9ERUJVR18zX0RFQlVHX0lORk9fTUFTSyAgICAoMHhm ZmZmZmZmZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkY0X01VWF9ERUJVR180ICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgMHgzRDFDCj4+ICsjZGVmaW5lIFNFTklORjRfTVVYX0RF QlVHXzRfREVCVUdfSU5GT19TSElGVCAgIDAKPj4gKyNkZWZpbmUgU0VOSU5GNF9NVVhfREVCVUdf NF9ERUJVR19JTkZPX01BU0sgICAgKDB4ZmZmZmZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5G NF9NVVhfREVCVUdfNSAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4M0QyMAo+ PiArI2RlZmluZSBTRU5JTkY0X01VWF9ERUJVR181X0RFQlVHX0lORk9fU0hJRlQgICAwCj4+ICsj ZGVmaW5lIFNFTklORjRfTVVYX0RFQlVHXzVfREVCVUdfSU5GT19NQVNLICAgICgweGZmZmZmZmZm IDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjRfTVVYX0RFQlVHXzYgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAweDNEMjQKPj4gKyNkZWZpbmUgU0VOSU5GNF9NVVhfREVCVUdfNl9E RUJVR19JTkZPX1NISUZUICAgMAo+PiArI2RlZmluZSBTRU5JTkY0X01VWF9ERUJVR182X0RFQlVH X0lORk9fTUFTSyAgICAoMHhmZmZmZmZmZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkY0X01VWF9E RUJVR183ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHgzRDI4Cj4+ICsjZGVm aW5lIFNFTklORjRfTVVYX0RFQlVHXzdfREVCVUdfSU5GT19TSElGVCAgIDAKPj4gKyNkZWZpbmUg U0VOSU5GNF9NVVhfREVCVUdfN19ERUJVR19JTkZPX01BU0sgICAgKDB4ZmZmZmZmZmYgPDwgMCkK Pj4gKyNkZWZpbmUgU0VOSU5GNF9NVVhfU1BBUkUgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgIDB4M0QyQwo+PiArI2RlZmluZSBTRU5JTkY0X01VWF9TUEFSRV9TRU5JTkZfQ1JD X1NFTF9TSElGVCA5Cj4+ICsjZGVmaW5lIFNFTklORjRfTVVYX1NQQVJFX1NFTklORl9DUkNfU0VM X01BU0sgICgweDMgPDwgOSkKPj4gKyNkZWZpbmUgU0VOSU5GNF9NVVhfU1BBUkVfU0VOSU5GX1ZD TlRfU0VMX1NISUZUIDExCj4+ICsjZGVmaW5lIFNFTklORjRfTVVYX1NQQVJFX1NFTklORl9WQ05U X1NFTF9NQVNLICgweDMgPDwgMTEpCj4+ICsjZGVmaW5lIFNFTklORjRfTVVYX1NQQVJFX1NFTklO Rl9GSUZPX0ZVTExfU0VMX1NISUZUIDEzCj4+ICsjZGVmaW5lIFNFTklORjRfTVVYX1NQQVJFX1NF TklORl9GSUZPX0ZVTExfU0VMX01BU0sgKDB4MSA8PCAxMykKPj4gKyNkZWZpbmUgU0VOSU5GNF9N VVhfU1BBUkVfU0VOSU5GX1NQQVJFX1NISUZUICAgMTQKPj4gKyNkZWZpbmUgU0VOSU5GNF9NVVhf U1BBUkVfU0VOSU5GX1NQQVJFX01BU0sgICAgKDB4M2YgPDwgMTQpCj4+ICsjZGVmaW5lIFNFTklO RjRfTVVYX0RBVEEgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDNEMzAK Pj4gKyNkZWZpbmUgU0VOSU5GNF9NVVhfREFUQV9TRU5JTkZfREFUQTBfU0hJRlQgICAgMAo+PiAr I2RlZmluZSBTRU5JTkY0X01VWF9EQVRBX1NFTklORl9EQVRBMF9NQVNLICAgICAoMHhmZmZmIDw8 IDApCj4+ICsjZGVmaW5lIFNFTklORjRfTVVYX0RBVEFfU0VOSU5GX0RBVEExX1NISUZUICAgIDE2 Cj4+ICsjZGVmaW5lIFNFTklORjRfTVVYX0RBVEFfU0VOSU5GX0RBVEExX01BU0sgICAgICgweGZm ZmYgPDwgMTYpCj4+ICsjZGVmaW5lIFNFTklORjRfTVVYX0RBVEFfQ05UICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAweDNEMzQKPj4gKyNkZWZpbmUgU0VOSU5GNF9NVVhfREFUQV9D TlRfU0VOSU5GX0RBVEFfQ05UX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GNF9NVVhfREFUQV9D TlRfU0VOSU5GX0RBVEFfQ05UX01BU0sgKDB4ZmZmZmZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VO SU5GNF9NVVhfQ1JPUCAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4M0Qz OAo+PiArI2RlZmluZSBTRU5JTkY0X01VWF9DUk9QX1NFTklORl9DUk9QX1gxX1NISUZUICAwCj4+ ICsjZGVmaW5lIFNFTklORjRfTVVYX0NST1BfU0VOSU5GX0NST1BfWDFfTUFTSyAgICgweGZmZmYg PDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GNF9NVVhfQ1JPUF9TRU5JTkZfQ1JPUF9YMl9TSElGVCAg MTYKPj4gKyNkZWZpbmUgU0VOSU5GNF9NVVhfQ1JPUF9TRU5JTkZfQ1JPUF9YMl9NQVNLICAgKDB4 ZmZmZiA8PCAxNikKPj4gKyNkZWZpbmUgU0VOSU5GNF9NVVhfQ1RSTF9FWFQgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgIDB4M0QzQwo+PiArI2RlZmluZSBTRU5JTkY0X01VWF9DVFJM X0VYVF9TRU5JTkZfU1JDX1NFTF9FWFRfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkY0X01VWF9D VFJMX0VYVF9TRU5JTkZfU1JDX1NFTF9FWFRfTUFTSyAoMHgzIDw8IDApCj4+ICsjZGVmaW5lIFNF TklORjRfTVVYX0NUUkxfRVhUX1NFTklORl9QSVhfU0VMX0VYVF9TSElGVCA0Cj4+ICsjZGVmaW5l IFNFTklORjRfTVVYX0NUUkxfRVhUX1NFTklORl9QSVhfU0VMX0VYVF9NQVNLICgweDEgPDwgNCkK Pj4gKyNkZWZpbmUgU0VOSU5GNV9DVFJMICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgIDB4NDIwMAo+PiArI2RlZmluZSBTRU5JTkY1X0NUUkxfU0VOSU5GX0VOX1NISUZU ICAgICAgICAgICAwCj4+ICsjZGVmaW5lIFNFTklORjVfQ1RSTF9TRU5JTkZfRU5fTUFTSyAgICAg ICAgICAgICgweDEgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GNV9DVFJMX05DU0kyX1NXX1JTVF9T SElGVCAgICAgICAgMQo+PiArI2RlZmluZSBTRU5JTkY1X0NUUkxfTkNTSTJfU1dfUlNUX01BU0sg ICAgICAgICAoMHgxIDw8IDEpCj4+ICsjZGVmaW5lIFNFTklORjVfQ1RSTF9PQ1NJMl9TV19SU1Rf U0hJRlQgICAgICAgIDIKPj4gKyNkZWZpbmUgU0VOSU5GNV9DVFJMX09DU0kyX1NXX1JTVF9NQVNL ICAgICAgICAgKDB4MSA8PCAyKQo+PiArI2RlZmluZSBTRU5JTkY1X0NUUkxfQ0NJUl9TV19SU1Rf U0hJRlQgICAgICAgICAzCj4+ICsjZGVmaW5lIFNFTklORjVfQ1RSTF9DQ0lSX1NXX1JTVF9NQVNL ICAgICAgICAgICgweDEgPDwgMykKPj4gKyNkZWZpbmUgU0VOSU5GNV9DVFJMX0NLR0VOX1NXX1JT VF9TSElGVCAgICAgICAgNAo+PiArI2RlZmluZSBTRU5JTkY1X0NUUkxfQ0tHRU5fU1dfUlNUX01B U0sgICAgICAgICAoMHgxIDw8IDQpCj4+ICsjZGVmaW5lIFNFTklORjVfQ1RSTF9URVNUX01PREVM X1NXX1JTVF9TSElGVCAgIDUKPj4gKyNkZWZpbmUgU0VOSU5GNV9DVFJMX1RFU1RfTU9ERUxfU1df UlNUX01BU0sgICAgKDB4MSA8PCA1KQo+PiArI2RlZmluZSBTRU5JTkY1X0NUUkxfU0NBTV9TV19S U1RfU0hJRlQgICAgICAgICA2Cj4+ICsjZGVmaW5lIFNFTklORjVfQ1RSTF9TQ0FNX1NXX1JTVF9N QVNLICAgICAgICAgICgweDEgPDwgNikKPj4gKyNkZWZpbmUgU0VOSU5GNV9DVFJMX0NTSTJfU1df UlNUX1NISUZUICAgICAgICAgNwo+PiArI2RlZmluZSBTRU5JTkY1X0NUUkxfQ1NJMl9TV19SU1Rf TUFTSyAgICAgICAgICAoMHgxIDw8IDcpCj4+ICsjZGVmaW5lIFNFTklORjVfQ1RSTF9DU0kzX1NX X1JTVF9TSElGVCAgICAgICAgIDgKPj4gKyNkZWZpbmUgU0VOSU5GNV9DVFJMX0NTSTNfU1dfUlNU X01BU0sgICAgICAgICAgKDB4MSA8PCA4KQo+PiArI2RlZmluZSBTRU5JTkY1X0NUUkxfU0VOSU5G X1NSQ19TRUxfU0hJRlQgICAgICAxMgo+PiArI2RlZmluZSBTRU5JTkY1X0NUUkxfU0VOSU5GX1NS Q19TRUxfTUFTSyAgICAgICAoMHhmIDw8IDEyKQo+PiArI2RlZmluZSBTRU5JTkY1X0NUUkxfU0VO SU5GX0RFQlVHX1NFTF9TSElGVCAgICAyMAo+PiArI2RlZmluZSBTRU5JTkY1X0NUUkxfU0VOSU5G X0RFQlVHX1NFTF9NQVNLICAgICAoMHhmIDw8IDIwKQo+PiArI2RlZmluZSBTRU5JTkY1X0NUUkxf UEFEMkNBTV9EQVRBX1NFTF9TSElGVCAgICAyOAo+PiArI2RlZmluZSBTRU5JTkY1X0NUUkxfUEFE MkNBTV9EQVRBX1NFTF9NQVNLICAgICAoMHg3IDw8IDI4KQo+PiArI2RlZmluZSBTRU5JTkY1X0NU UkxfRVhUICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHg0MjA0Cj4+ICsj ZGVmaW5lIFNFTklORjVfQ1RSTF9FWFRfU0VOSU5GX09DU0kyX0lQX0VOX1NISUZUIDAKPj4gKyNk ZWZpbmUgU0VOSU5GNV9DVFJMX0VYVF9TRU5JTkZfT0NTSTJfSVBfRU5fTUFTSyAoMHgxIDw8IDAp Cj4+ICsjZGVmaW5lIFNFTklORjVfQ1RSTF9FWFRfU0VOSU5GX1RFU1RNRExfSVBfRU5fU0hJRlQg MQo+PiArI2RlZmluZSBTRU5JTkY1X0NUUkxfRVhUX1NFTklORl9URVNUTURMX0lQX0VOX01BU0sg KDB4MSA8PCAxKQo+PiArI2RlZmluZSBTRU5JTkY1X0NUUkxfRVhUX1NFTklORl9TQ0FNX0lQX0VO X1NISUZUIDQKPj4gKyNkZWZpbmUgU0VOSU5GNV9DVFJMX0VYVF9TRU5JTkZfU0NBTV9JUF9FTl9N QVNLICgweDEgPDwgNCkKPj4gKyNkZWZpbmUgU0VOSU5GNV9DVFJMX0VYVF9TRU5JTkZfTkNTSTJf SVBfRU5fU0hJRlQgNQo+PiArI2RlZmluZSBTRU5JTkY1X0NUUkxfRVhUX1NFTklORl9OQ1NJMl9J UF9FTl9NQVNLICgweDEgPDwgNSkKPj4gKyNkZWZpbmUgU0VOSU5GNV9DVFJMX0VYVF9TRU5JTkZf Q1NJMl9JUF9FTl9TSElGVCA2Cj4+ICsjZGVmaW5lIFNFTklORjVfQ1RSTF9FWFRfU0VOSU5GX0NT STJfSVBfRU5fTUFTSyAoMHgxIDw8IDYpCj4+ICsjZGVmaW5lIFNFTklORjVfQ1RSTF9FWFRfU0VO SU5GX0NTSTNfSVBfRU5fU0hJRlQgNwo+PiArI2RlZmluZSBTRU5JTkY1X0NUUkxfRVhUX1NFTklO Rl9DU0kzX0lQX0VOX01BU0sgKDB4MSA8PCA3KQo+PiArI2RlZmluZSBTRU5JTkY1X0NUUkxfRVhU X1NFTklORl9TUkNfU0VMX0VYVF9TSElGVCAxNgo+PiArI2RlZmluZSBTRU5JTkY1X0NUUkxfRVhU X1NFTklORl9TUkNfU0VMX0VYVF9NQVNLICgweDMgPDwgMTYpCj4+ICsjZGVmaW5lIFNFTklORjVf QVNZTkNfQ1RSTCAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDQyMDgKPj4g KyNkZWZpbmUgU0VOSU5GNV9BU1lOQ19DVFJMX1NFTklORl9BU1lOQ19GSUZPX1JTVF9TSElGVCAw Cj4+ICsjZGVmaW5lIFNFTklORjVfQVNZTkNfQ1RSTF9TRU5JTkZfQVNZTkNfRklGT19SU1RfTUFT SyAoMHgxIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjVfQVNZTkNfQ1RSTF9TRU5JTkZfSFNZTkNf TUFTS19TSElGVCAxCj4+ICsjZGVmaW5lIFNFTklORjVfQVNZTkNfQ1RSTF9TRU5JTkZfSFNZTkNf TUFTS19NQVNLICgweDEgPDwgMSkKPj4gKyNkZWZpbmUgU0VOSU5GNV9BU1lOQ19DVFJMX1NFTklO Rl9WU1lOQ19QT0xfU0hJRlQgMgo+PiArI2RlZmluZSBTRU5JTkY1X0FTWU5DX0NUUkxfU0VOSU5G X1ZTWU5DX1BPTF9NQVNLICgweDEgPDwgMikKPj4gKyNkZWZpbmUgU0VOSU5GNV9BU1lOQ19DVFJM X1NFTklORl9IU1lOQ19QT0xfU0hJRlQgMwo+PiArI2RlZmluZSBTRU5JTkY1X0FTWU5DX0NUUkxf U0VOSU5GX0hTWU5DX1BPTF9NQVNLICgweDEgPDwgMykKPj4gKyNkZWZpbmUgU0VOSU5GNV9BU1lO Q19DVFJMX0ZJRk9fUFVTSF9FTl9TSElGVCAgMTYKPj4gKyNkZWZpbmUgU0VOSU5GNV9BU1lOQ19D VFJMX0ZJRk9fUFVTSF9FTl9NQVNLICAgKDB4M2YgPDwgMTYpCj4+ICsjZGVmaW5lIFNFTklORjVf QVNZTkNfQ1RSTF9GSUZPX0ZMVVNIX0VOX1NISUZUIDI0Cj4+ICsjZGVmaW5lIFNFTklORjVfQVNZ TkNfQ1RSTF9GSUZPX0ZMVVNIX0VOX01BU0sgICgweDNmIDw8IDI0KQo+PiArI2RlZmluZSBTRU5J TkZfVEc1X1BIX0NOVCAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHg0NjAw Cj4+ICsjZGVmaW5lIFNFTklORl9URzVfUEhfQ05UX1RHQ0xLX1NFTF9TSElGVCAgICAgIDAKPj4g KyNkZWZpbmUgU0VOSU5GX1RHNV9QSF9DTlRfVEdDTEtfU0VMX01BU0sgICAgICAgKDB4MyA8PCAw KQo+PiArI2RlZmluZSBTRU5JTkZfVEc1X1BIX0NOVF9DTEtGTF9QT0xfU0hJRlQgICAgICAyCj4+ ICsjZGVmaW5lIFNFTklORl9URzVfUEhfQ05UX0NMS0ZMX1BPTF9NQVNLICAgICAgICgweDEgPDwg MikKPj4gKyNkZWZpbmUgU0VOSU5GX1RHNV9QSF9DTlRfRVhUX1JTVF9TSElGVCAgICAgICAgNAo+ PiArI2RlZmluZSBTRU5JTkZfVEc1X1BIX0NOVF9FWFRfUlNUX01BU0sgICAgICAgICAoMHgxIDw8 IDQpCj4+ICsjZGVmaW5lIFNFTklORl9URzVfUEhfQ05UX0VYVF9QV1JETl9TSElGVCAgICAgIDUK Pj4gKyNkZWZpbmUgU0VOSU5GX1RHNV9QSF9DTlRfRVhUX1BXUkROX01BU0sgICAgICAgKDB4MSA8 PCA1KQo+PiArI2RlZmluZSBTRU5JTkZfVEc1X1BIX0NOVF9QQURfUENMS19JTlZfU0hJRlQgICA2 Cj4+ICsjZGVmaW5lIFNFTklORl9URzVfUEhfQ05UX1BBRF9QQ0xLX0lOVl9NQVNLICAgICgweDEg PDwgNikKPj4gKyNkZWZpbmUgU0VOSU5GX1RHNV9QSF9DTlRfQ0FNX1BDTEtfSU5WX1NISUZUICAg Nwo+PiArI2RlZmluZSBTRU5JTkZfVEc1X1BIX0NOVF9DQU1fUENMS19JTlZfTUFTSyAgICAoMHgx IDw8IDcpCj4+ICsjZGVmaW5lIFNFTklORl9URzVfUEhfQ05UX0NMS1BPTF9TSElGVCAgICAgICAg IDI4Cj4+ICsjZGVmaW5lIFNFTklORl9URzVfUEhfQ05UX0NMS1BPTF9NQVNLICAgICAgICAgICgw eDEgPDwgMjgpCj4+ICsjZGVmaW5lIFNFTklORl9URzVfUEhfQ05UX0FEQ0xLX0VOX1NISUZUICAg ICAgIDI5Cj4+ICsjZGVmaW5lIFNFTklORl9URzVfUEhfQ05UX0FEQ0xLX0VOX01BU0sgICAgICAg ICgweDEgPDwgMjkpCj4+ICsjZGVmaW5lIFNFTklORl9URzVfUEhfQ05UX1BDRU5fU0hJRlQgICAg ICAgICAgIDMxCj4+ICsjZGVmaW5lIFNFTklORl9URzVfUEhfQ05UX1BDRU5fTUFTSyAgICAgICAg ICAgICgweDEgPDwgMzEpCj4+ICsjZGVmaW5lIFNFTklORl9URzVfU0VOX0NLICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAweDQ2MDQKPj4gKyNkZWZpbmUgU0VOSU5GX1RHNV9T RU5fQ0tfQ0xLRkxfU0hJRlQgICAgICAgICAgMAo+PiArI2RlZmluZSBTRU5JTkZfVEc1X1NFTl9D S19DTEtGTF9NQVNLICAgICAgICAgICAoMHgzZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkZfVEc1 X1NFTl9DS19DTEtSU19TSElGVCAgICAgICAgICA4Cj4+ICsjZGVmaW5lIFNFTklORl9URzVfU0VO X0NLX0NMS1JTX01BU0sgICAgICAgICAgICgweDNmIDw8IDgpCj4+ICsjZGVmaW5lIFNFTklORl9U RzVfU0VOX0NLX0NMS0NOVF9TSElGVCAgICAgICAgIDE2Cj4+ICsjZGVmaW5lIFNFTklORl9URzVf U0VOX0NLX0NMS0NOVF9NQVNLICAgICAgICAgICgweDNmIDw8IDE2KQo+PiArI2RlZmluZSBTRU5J TkZfVEc1X1RNX0NUTCAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHg0NjA4 Cj4+ICsjZGVmaW5lIFNFTklORl9URzVfVE1fQ1RMX1RNX0VOX1NISUZUICAgICAgICAgIDAKPj4g KyNkZWZpbmUgU0VOSU5GX1RHNV9UTV9DVExfVE1fRU5fTUFTSyAgICAgICAgICAgKDB4MSA8PCAw KQo+PiArI2RlZmluZSBTRU5JTkZfVEc1X1RNX0NUTF9UTV9SU1RfU0hJRlQgICAgICAgICAxCj4+ ICsjZGVmaW5lIFNFTklORl9URzVfVE1fQ1RMX1RNX1JTVF9NQVNLICAgICAgICAgICgweDEgPDwg MSkKPj4gKyNkZWZpbmUgU0VOSU5GX1RHNV9UTV9DVExfVE1fRk1UX1NISUZUICAgICAgICAgMgo+ PiArI2RlZmluZSBTRU5JTkZfVEc1X1RNX0NUTF9UTV9GTVRfTUFTSyAgICAgICAgICAoMHgxIDw8 IDIpCj4+ICsjZGVmaW5lIFNFTklORl9URzVfVE1fQ1RMX1RNX1BBVF9TSElGVCAgICAgICAgIDQK Pj4gKyNkZWZpbmUgU0VOSU5GX1RHNV9UTV9DVExfVE1fUEFUX01BU0sgICAgICAgICAgKDB4ZiA8 PCA0KQo+PiArI2RlZmluZSBTRU5JTkZfVEc1X1RNX0NUTF9UTV9WU1lOQ19TSElGVCAgICAgICA4 Cj4+ICsjZGVmaW5lIFNFTklORl9URzVfVE1fQ1RMX1RNX1ZTWU5DX01BU0sgICAgICAgICgweGZm IDw8IDgpCj4+ICsjZGVmaW5lIFNFTklORl9URzVfVE1fQ1RMX1RNX0RVTU1ZUFhMX1NISUZUICAg IDE2Cj4+ICsjZGVmaW5lIFNFTklORl9URzVfVE1fQ1RMX1RNX0RVTU1ZUFhMX01BU0sgICAgICgw eGZmIDw8IDE2KQo+PiArI2RlZmluZSBTRU5JTkZfVEc1X1RNX1NJWkUgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgMHg0NjBDCj4+ICsjZGVmaW5lIFNFTklORl9URzVfVE1fU0la RV9UTV9QWExfU0hJRlQgICAgICAgIDAKPj4gKyNkZWZpbmUgU0VOSU5GX1RHNV9UTV9TSVpFX1RN X1BYTF9NQVNLICAgICAgICAgKDB4MWZmZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkZfVEc1X1RN X1NJWkVfVE1fTElORV9TSElGVCAgICAgICAxNgo+PiArI2RlZmluZSBTRU5JTkZfVEc1X1RNX1NJ WkVfVE1fTElORV9NQVNLICAgICAgICAoMHgzZmZmIDw8IDE2KQo+PiArI2RlZmluZSBTRU5JTkZf VEc1X1RNX0NMSyAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHg0NjEwCj4+ ICsjZGVmaW5lIFNFTklORl9URzVfVE1fQ0xLX1RNX0NMS19DTlRfU0hJRlQgICAgIDAKPj4gKyNk ZWZpbmUgU0VOSU5GX1RHNV9UTV9DTEtfVE1fQ0xLX0NOVF9NQVNLICAgICAgKDB4ZiA8PCAwKQo+ PiArI2RlZmluZSBTRU5JTkZfVEc1X1RNX0NMS19UTV9DTFJCQVJfT0ZUX1NISUZUICAxNgo+PiAr I2RlZmluZSBTRU5JTkZfVEc1X1RNX0NMS19UTV9DTFJCQVJfT0ZUX01BU0sgICAoMHgzZmYgPDwg MTYpCj4+ICsjZGVmaW5lIFNFTklORl9URzVfVE1fQ0xLX1RNX0NMUkJBUl9JRFhfU0hJRlQgIDI4 Cj4+ICsjZGVmaW5lIFNFTklORl9URzVfVE1fQ0xLX1RNX0NMUkJBUl9JRFhfTUFTSyAgICgweDcg PDwgMjgpCj4+ICsjZGVmaW5lIFNFTklORl9URzVfVE1fU1RQICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAweDQ2MTQKPj4gKyNkZWZpbmUgU0VOSU5GX1RHNV9UTV9TVFBfVEcx X1RNX1NUUF9TSElGVCAgICAgMAo+PiArI2RlZmluZSBTRU5JTkZfVEc1X1RNX1NUUF9URzFfVE1f U1RQX01BU0sgICAgICAoMHhmZmZmZmZmZiA8PCAwKQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjI0 X0NTSTQgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHg0ODI0Cj4+ICsjZGVm aW5lIE1JUElfUlhfQ09OMjRfQ1NJNF9DU0kwX0JJU1RfTlVNX1NISUZUIDAKPj4gKyNkZWZpbmUg TUlQSV9SWF9DT04yNF9DU0k0X0NTSTBfQklTVF9OVU1fTUFTSyAgKDB4MyA8PCAwKQo+PiArI2Rl ZmluZSBNSVBJX1JYX0NPTjI0X0NTSTRfQ1NJMF9CSVNUX0VOX1NISUZUICAyCj4+ICsjZGVmaW5l IE1JUElfUlhfQ09OMjRfQ1NJNF9DU0kwX0JJU1RfRU5fTUFTSyAgICgweDEgPDwgMikKPj4gKyNk ZWZpbmUgTUlQSV9SWF9DT04yNF9DU0k0X0NTSTBfQklTVF9GSVhfUEFUX1NISUZUIDUKPj4gKyNk ZWZpbmUgTUlQSV9SWF9DT04yNF9DU0k0X0NTSTBfQklTVF9GSVhfUEFUX01BU0sgKDB4MSA8PCA1 KQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjI0X0NTSTRfQ1NJMF9CSVNUX0NMS19TRUxfU0hJRlQg Ngo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjI0X0NTSTRfQ1NJMF9CSVNUX0NMS19TRUxfTUFTSyAo MHgxIDw8IDYpCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMjRfQ1NJNF9DU0kwX0JJU1RfQ0xLNFhf U0VMX1NISUZUIDcKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04yNF9DU0k0X0NTSTBfQklTVF9DTEs0 WF9TRUxfTUFTSyAoMHgxIDw8IDcpCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMjRfQ1NJNF9DU0kw X0JJU1RfVEVSTV9ERUxBWV9TSElGVCA4Cj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMjRfQ1NJNF9D U0kwX0JJU1RfVEVSTV9ERUxBWV9NQVNLICgweGZmIDw8IDgpCj4+ICsjZGVmaW5lIE1JUElfUlhf Q09OMjRfQ1NJNF9DU0kwX0JJU1RfU0VUVExFX0RFTEFZX1NISUZUIDE2Cj4+ICsjZGVmaW5lIE1J UElfUlhfQ09OMjRfQ1NJNF9DU0kwX0JJU1RfU0VUVExFX0RFTEFZX01BU0sgKDB4ZmYgPDwgMTYp Cj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMjRfQ1NJNF9DU0kwX0JJU1RfTE4wX01VWF9TSElGVCAy NAo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjI0X0NTSTRfQ1NJMF9CSVNUX0xOMF9NVVhfTUFTSyAo MHgzIDw8IDI0KQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjI0X0NTSTRfQ1NJMF9CSVNUX0xOMV9N VVhfU0hJRlQgMjYKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04yNF9DU0k0X0NTSTBfQklTVF9MTjFf TVVYX01BU0sgKDB4MyA8PCAyNikKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04yNF9DU0k0X0NTSTBf QklTVF9MTjJfTVVYX1NISUZUIDI4Cj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMjRfQ1NJNF9DU0kw X0JJU1RfTE4yX01VWF9NQVNLICgweDMgPDwgMjgpCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMjRf Q1NJNF9DU0kwX0JJU1RfTE4zX01VWF9TSElGVCAzMAo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjI0 X0NTSTRfQ1NJMF9CSVNUX0xOM19NVVhfTUFTSyAoMHgzIDw8IDMwKQo+PiArI2RlZmluZSBNSVBJ X1JYX0NPTjI4X0NTSTQgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHg0ODI4 Cj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMjhfQ1NJNF9DU0kwX0JJU1RfU1RBUlRfU0hJRlQgMAo+ PiArI2RlZmluZSBNSVBJX1JYX0NPTjI4X0NTSTRfQ1NJMF9CSVNUX1NUQVJUX01BU0sgKDB4MSA8 PCAwKQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjI4X0NTSTRfQ1NJMF9CSVNUX0RBVEFfT0tfU0hJ RlQgMQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjI4X0NTSTRfQ1NJMF9CSVNUX0RBVEFfT0tfTUFT SyAoMHgxIDw8IDEpCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMjhfQ1NJNF9DU0kwX0JJU1RfSFNf RlNNX09LX1NISUZUIDIKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04yOF9DU0k0X0NTSTBfQklTVF9I U19GU01fT0tfTUFTSyAoMHgxIDw8IDIpCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMjhfQ1NJNF9D U0kwX0JJU1RfTEFORV9GU01fT0tfU0hJRlQgMwo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjI4X0NT STRfQ1NJMF9CSVNUX0xBTkVfRlNNX09LX01BU0sgKDB4MSA8PCAzKQo+PiArI2RlZmluZSBNSVBJ X1JYX0NPTjI4X0NTSTRfQ1NJMF9CSVNUX0NTSTJfREFUQV9PS19TSElGVCA0Cj4+ICsjZGVmaW5l IE1JUElfUlhfQ09OMjhfQ1NJNF9DU0kwX0JJU1RfQ1NJMl9EQVRBX09LX01BU0sgKDB4MSA8PCA0 KQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjM0X0NTSTQgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgMHg0ODM0Cj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMzRfQ1NJNF9CSVNUX01P REVfU0hJRlQgICAgIDAKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04zNF9DU0k0X0JJU1RfTU9ERV9N QVNLICAgICAgKDB4MSA8PCAwKQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjM0X0NTSTRfQ1NJMF9C SVNUX0hTREVUX01VWF9TSElGVCAyMgo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjM0X0NTSTRfQ1NJ MF9CSVNUX0hTREVUX01VWF9NQVNLICgweDMgPDwgMjIpCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09O MzRfQ1NJNF9DU0kwX0JJU1RfTE40X01VWF9TSElGVCAyNAo+PiArI2RlZmluZSBNSVBJX1JYX0NP TjM0X0NTSTRfQ1NJMF9CSVNUX0xONF9NVVhfTUFTSyAoMHgzIDw8IDI0KQo+PiArI2RlZmluZSBN SVBJX1JYX0NPTjM0X0NTSTRfQ1NJMF9CSVNUX0xONV9NVVhfU0hJRlQgMjYKPj4gKyNkZWZpbmUg TUlQSV9SWF9DT04zNF9DU0k0X0NTSTBfQklTVF9MTjVfTVVYX01BU0sgKDB4MyA8PCAyNikKPj4g KyNkZWZpbmUgTUlQSV9SWF9DT04zNF9DU0k0X0NTSTBfQklTVF9MTjZfTVVYX1NISUZUIDI4Cj4+ ICsjZGVmaW5lIE1JUElfUlhfQ09OMzRfQ1NJNF9DU0kwX0JJU1RfTE42X01VWF9NQVNLICgweDMg PDwgMjgpCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OMzRfQ1NJNF9DU0kwX0JJU1RfTE43X01VWF9T SElGVCAzMAo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjM0X0NTSTRfQ1NJMF9CSVNUX0xON19NVVhf TUFTSyAoMHgzIDw8IDMwKQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjM4X0NTSTQgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgMHg0ODM4Cj4+ICsjZGVmaW5lIE1JUElfUlhfQ09O MzhfQ1NJNF9NSVBJX1JYX1NXX0NUUkxfTU9ERV9TSElGVCAwCj4+ICsjZGVmaW5lIE1JUElfUlhf Q09OMzhfQ1NJNF9NSVBJX1JYX1NXX0NUUkxfTU9ERV9NQVNLICgweDEgPDwgMCkKPj4gKyNkZWZp bmUgTUlQSV9SWF9DT04zOF9DU0k0X01JUElfUlhfU1dfQ0FMX01PREVfU0hJRlQgMQo+PiArI2Rl ZmluZSBNSVBJX1JYX0NPTjM4X0NTSTRfTUlQSV9SWF9TV19DQUxfTU9ERV9NQVNLICgweDEgPDwg MSkKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04zOF9DU0k0X01JUElfUlhfSFdfQ0FMX1NUQVJUX1NI SUZUIDIKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04zOF9DU0k0X01JUElfUlhfSFdfQ0FMX1NUQVJU X01BU0sgKDB4MSA8PCAyKQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjM4X0NTSTRfTUlQSV9SWF9I V19DQUxfT1BUSU9OX1NISUZUIDMKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04zOF9DU0k0X01JUElf UlhfSFdfQ0FMX09QVElPTl9NQVNLICgweDEgPDwgMykKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04z OF9DU0k0X01JUElfUlhfU1dfUlNUX1NISUZUIDQKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04zOF9D U0k0X01JUElfUlhfU1dfUlNUX01BU0sgKDB4MWYgPDwgNCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9D T04zOF9DU0k0X01JUElfUlhfU1dfQ1BIWV9UWF9NT0RFX1NISUZUIDkKPj4gKyNkZWZpbmUgTUlQ SV9SWF9DT04zOF9DU0k0X01JUElfUlhfU1dfQ1BIWV9UWF9NT0RFX01BU0sgKDB4MSA8PCA5KQo+ PiArI2RlZmluZSBNSVBJX1JYX0NPTjM4X0NTSTRfTUlQSV9SWF9TV19DUEhZX1JYX01PREVfU0hJ RlQgMTAKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04zOF9DU0k0X01JUElfUlhfU1dfQ1BIWV9SWF9N T0RFX01BU0sgKDB4MSA8PCAxMCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04zOF9DU0k0X1JHX0NL UEhBU0VfVFJJTzBfU0hJRlQgMTYKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04zOF9DU0k0X1JHX0NL UEhBU0VfVFJJTzBfTUFTSyAoMHgxZiA8PCAxNikKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04zOF9D U0k0X1JHX0NLUEhBU0VfVFJJTzFfU0hJRlQgMjIKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT04zOF9D U0k0X1JHX0NLUEhBU0VfVFJJTzFfTUFTSyAoMHgxZiA8PCAyMikKPj4gKyNkZWZpbmUgTUlQSV9S WF9DT04zOF9DU0k0X1JHX0NLUEhBU0VfVFJJTzJfU0hJRlQgMjcKPj4gKyNkZWZpbmUgTUlQSV9S WF9DT04zOF9DU0k0X1JHX0NLUEhBU0VfVFJJTzJfTUFTSyAoMHgxZiA8PCAyNykKPj4gKyNkZWZp bmUgTUlQSV9SWF9DT04zQ19DU0k0ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg IDB4NDgzQwo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjNDX0NTSTRfTUlQSV9SWF9TV19DVFJMX19T SElGVCAwCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OM0NfQ1NJNF9NSVBJX1JYX1NXX0NUUkxfX01B U0sgKDB4ZmZmZmZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT043Q19DU0k0ICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4NDg3Qwo+PiArI2RlZmluZSBNSVBJX1JY X0NPTjdDX0NTSTRfREFfQ1NJMF9MTlJEMF9IU1JYX0RFTEFZX0VOX1NISUZUIDAKPj4gKyNkZWZp bmUgTUlQSV9SWF9DT043Q19DU0k0X0RBX0NTSTBfTE5SRDBfSFNSWF9ERUxBWV9FTl9NQVNLICgw eDEgPDwgMCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT043Q19DU0k0X0RBX0NTSTBfTE5SRDBfSFNS WF9ERUxBWV9BUFBMWV9TSElGVCAxCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09ON0NfQ1NJNF9EQV9D U0kwX0xOUkQwX0hTUlhfREVMQVlfQVBQTFlfTUFTSyAoMHgxIDw8IDEpCj4+ICsjZGVmaW5lIE1J UElfUlhfQ09ON0NfQ1NJNF9EQV9DU0kwX0xOUkQwX0hTUlhfREVMQVlfQ09ERV9TSElGVCAyCj4+ ICsjZGVmaW5lIE1JUElfUlhfQ09ON0NfQ1NJNF9EQV9DU0kwX0xOUkQwX0hTUlhfREVMQVlfQ09E RV9NQVNLICgweDNmIDw8IDIpCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OODBfQ1NJNCAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDQ4ODAKPj4gKyNkZWZpbmUgTUlQSV9SWF9D T044MF9DU0k0X0RBX0NTSTBfTE5SRDFfSFNSWF9ERUxBWV9FTl9TSElGVCAwCj4+ICsjZGVmaW5l IE1JUElfUlhfQ09OODBfQ1NJNF9EQV9DU0kwX0xOUkQxX0hTUlhfREVMQVlfRU5fTUFTSyAoMHgx IDw8IDApCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OODBfQ1NJNF9EQV9DU0kwX0xOUkQxX0hTUlhf REVMQVlfQVBQTFlfU0hJRlQgMQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjgwX0NTSTRfREFfQ1NJ MF9MTlJEMV9IU1JYX0RFTEFZX0FQUExZX01BU0sgKDB4MSA8PCAxKQo+PiArI2RlZmluZSBNSVBJ X1JYX0NPTjgwX0NTSTRfREFfQ1NJMF9MTlJEMV9IU1JYX0RFTEFZX0NPREVfU0hJRlQgMgo+PiAr I2RlZmluZSBNSVBJX1JYX0NPTjgwX0NTSTRfREFfQ1NJMF9MTlJEMV9IU1JYX0RFTEFZX0NPREVf TUFTSyAoMHgzZiA8PCAyKQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjg0X0NTSTQgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgMHg0ODg0Cj4+ICsjZGVmaW5lIE1JUElfUlhfQ09O ODRfQ1NJNF9EQV9DU0kwX0xOUkQyX0hTUlhfREVMQVlfRU5fU0hJRlQgMAo+PiArI2RlZmluZSBN SVBJX1JYX0NPTjg0X0NTSTRfREFfQ1NJMF9MTlJEMl9IU1JYX0RFTEFZX0VOX01BU0sgKDB4MSA8 PCAwKQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjg0X0NTSTRfREFfQ1NJMF9MTlJEMl9IU1JYX0RF TEFZX0FQUExZX1NISUZUIDEKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT044NF9DU0k0X0RBX0NTSTBf TE5SRDJfSFNSWF9ERUxBWV9BUFBMWV9NQVNLICgweDEgPDwgMSkKPj4gKyNkZWZpbmUgTUlQSV9S WF9DT044NF9DU0k0X0RBX0NTSTBfTE5SRDJfSFNSWF9ERUxBWV9DT0RFX1NISUZUIDIKPj4gKyNk ZWZpbmUgTUlQSV9SWF9DT044NF9DU0k0X0RBX0NTSTBfTE5SRDJfSFNSWF9ERUxBWV9DT0RFX01B U0sgKDB4M2YgPDwgMikKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT044OF9DU0k0ICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgIDB4NDg4OAo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjg4 X0NTSTRfREFfQ1NJMF9MTlJEM19IU1JYX0RFTEFZX0VOX1NISUZUIDAKPj4gKyNkZWZpbmUgTUlQ SV9SWF9DT044OF9DU0k0X0RBX0NTSTBfTE5SRDNfSFNSWF9ERUxBWV9FTl9NQVNLICgweDEgPDwg MCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT044OF9DU0k0X0RBX0NTSTBfTE5SRDNfSFNSWF9ERUxB WV9BUFBMWV9TSElGVCAxCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OODhfQ1NJNF9EQV9DU0kwX0xO UkQzX0hTUlhfREVMQVlfQVBQTFlfTUFTSyAoMHgxIDw8IDEpCj4+ICsjZGVmaW5lIE1JUElfUlhf Q09OODhfQ1NJNF9EQV9DU0kwX0xOUkQzX0hTUlhfREVMQVlfQ09ERV9TSElGVCAyCj4+ICsjZGVm aW5lIE1JUElfUlhfQ09OODhfQ1NJNF9EQV9DU0kwX0xOUkQzX0hTUlhfREVMQVlfQ09ERV9NQVNL ICgweDNmIDw8IDIpCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OOENfQ1NJNCAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAweDQ4OEMKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT044Q19D U0k0X1JHX0NTSTBfTE5SRDBfSFNSWF9ERUxBWV9FTl9TSElGVCAwCj4+ICsjZGVmaW5lIE1JUElf UlhfQ09OOENfQ1NJNF9SR19DU0kwX0xOUkQwX0hTUlhfREVMQVlfRU5fTUFTSyAoMHgxIDw8IDAp Cj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OOENfQ1NJNF9SR19DU0kwX0xOUkQwX0hTUlhfREVMQVlf QVBQTFlfU0hJRlQgMQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjhDX0NTSTRfUkdfQ1NJMF9MTlJE MF9IU1JYX0RFTEFZX0FQUExZX01BU0sgKDB4MSA8PCAxKQo+PiArI2RlZmluZSBNSVBJX1JYX0NP TjhDX0NTSTRfUkdfQ1NJMF9MTlJEMF9IU1JYX0RFTEFZX0NPREVfU0hJRlQgMgo+PiArI2RlZmlu ZSBNSVBJX1JYX0NPTjhDX0NTSTRfUkdfQ1NJMF9MTlJEMF9IU1JYX0RFTEFZX0NPREVfTUFTSyAo MHgzZiA8PCAyKQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjkwX0NTSTQgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgMHg0ODkwCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OOTBfQ1NJ NF9SR19DU0kwX0xOUkQxX0hTUlhfREVMQVlfRU5fU0hJRlQgMAo+PiArI2RlZmluZSBNSVBJX1JY X0NPTjkwX0NTSTRfUkdfQ1NJMF9MTlJEMV9IU1JYX0RFTEFZX0VOX01BU0sgKDB4MSA8PCAwKQo+ PiArI2RlZmluZSBNSVBJX1JYX0NPTjkwX0NTSTRfUkdfQ1NJMF9MTlJEMV9IU1JYX0RFTEFZX0FQ UExZX1NISUZUIDEKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT045MF9DU0k0X1JHX0NTSTBfTE5SRDFf SFNSWF9ERUxBWV9BUFBMWV9NQVNLICgweDEgPDwgMSkKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT045 MF9DU0k0X1JHX0NTSTBfTE5SRDFfSFNSWF9ERUxBWV9DT0RFX1NISUZUIDIKPj4gKyNkZWZpbmUg TUlQSV9SWF9DT045MF9DU0k0X1JHX0NTSTBfTE5SRDFfSFNSWF9ERUxBWV9DT0RFX01BU0sgKDB4 M2YgPDwgMikKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT045NF9DU0k0ICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgIDB4NDg5NAo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjk0X0NTSTRf UkdfQ1NJMF9MTlJEMl9IU1JYX0RFTEFZX0VOX1NISUZUIDAKPj4gKyNkZWZpbmUgTUlQSV9SWF9D T045NF9DU0k0X1JHX0NTSTBfTE5SRDJfSFNSWF9ERUxBWV9FTl9NQVNLICgweDEgPDwgMCkKPj4g KyNkZWZpbmUgTUlQSV9SWF9DT045NF9DU0k0X1JHX0NTSTBfTE5SRDJfSFNSWF9ERUxBWV9BUFBM WV9TSElGVCAxCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OOTRfQ1NJNF9SR19DU0kwX0xOUkQyX0hT UlhfREVMQVlfQVBQTFlfTUFTSyAoMHgxIDw8IDEpCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OOTRf Q1NJNF9SR19DU0kwX0xOUkQyX0hTUlhfREVMQVlfQ09ERV9TSElGVCAyCj4+ICsjZGVmaW5lIE1J UElfUlhfQ09OOTRfQ1NJNF9SR19DU0kwX0xOUkQyX0hTUlhfREVMQVlfQ09ERV9NQVNLICgweDNm IDw8IDIpCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OOThfQ1NJNCAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAweDQ4OTgKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT045OF9DU0k0X1JH X0NTSTBfTE5SRDNfSFNSWF9ERUxBWV9FTl9TSElGVCAwCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09O OThfQ1NJNF9SR19DU0kwX0xOUkQzX0hTUlhfREVMQVlfRU5fTUFTSyAoMHgxIDw8IDApCj4+ICsj ZGVmaW5lIE1JUElfUlhfQ09OOThfQ1NJNF9SR19DU0kwX0xOUkQzX0hTUlhfREVMQVlfQVBQTFlf U0hJRlQgMQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjk4X0NTSTRfUkdfQ1NJMF9MTlJEM19IU1JY X0RFTEFZX0FQUExZX01BU0sgKDB4MSA8PCAxKQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTjk4X0NT STRfUkdfQ1NJMF9MTlJEM19IU1JYX0RFTEFZX0NPREVfU0hJRlQgMgo+PiArI2RlZmluZSBNSVBJ X1JYX0NPTjk4X0NTSTRfUkdfQ1NJMF9MTlJEM19IU1JYX0RFTEFZX0NPREVfTUFTSyAoMHgzZiA8 PCAyKQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkEwX0NTSTQgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgMHg0OEEwCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OQTBfQ1NJNF9SR19D U0kwX0xOUkNfSFNSWF9ERUxBWV9FTl9TSElGVCAwCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OQTBf Q1NJNF9SR19DU0kwX0xOUkNfSFNSWF9ERUxBWV9FTl9NQVNLICgweDEgPDwgMCkKPj4gKyNkZWZp bmUgTUlQSV9SWF9DT05BMF9DU0k0X1JHX0NTSTBfTE5SQ19IU1JYX0RFTEFZX0FQUExZX1NISUZU IDEKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT05BMF9DU0k0X1JHX0NTSTBfTE5SQ19IU1JYX0RFTEFZ X0FQUExZX01BU0sgKDB4MSA8PCAxKQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkEwX0NTSTRfUkdf Q1NJMF9MTlJDX0hTUlhfREVMQVlfQ09ERV9TSElGVCAyCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09O QTBfQ1NJNF9SR19DU0kwX0xOUkNfSFNSWF9ERUxBWV9DT0RFX01BU0sgKDB4M2YgPDwgMikKPj4g KyNkZWZpbmUgTUlQSV9SWF9DT05CMF9DU0k0ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgIDB4NDhCMAo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkIwX0NTSTRfREVMQVlfQVBQTFlf TU9ERV9TSElGVCAwCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OQjBfQ1NJNF9ERUxBWV9BUFBMWV9N T0RFX01BU0sgKDB4ZiA8PCAwKQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkIwX0NTSTRfREVTS0VX X1NXX1JTVF9TSElGVCA3Cj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OQjBfQ1NJNF9ERVNLRVdfU1df UlNUX01BU0sgICgweDEgPDwgNykKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT05CMF9DU0k0X0RFU0tF V19UUklHR0VSX01PREVfU0hJRlQgOAo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkIwX0NTSTRfREVT S0VXX1RSSUdHRVJfTU9ERV9NQVNLICgweDcgPDwgOCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT05C MF9DU0k0X0RFU0tFV19BQ0NfTU9ERV9TSElGVCAxMgo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkIw X0NTSTRfREVTS0VXX0FDQ19NT0RFX01BU0sgKDB4ZiA8PCAxMikKPj4gKyNkZWZpbmUgTUlQSV9S WF9DT05CMF9DU0k0X0RFU0tFV19DU0kyX1JTVF9FTkFCTEVfU0hJRlQgMTYKPj4gKyNkZWZpbmUg TUlQSV9SWF9DT05CMF9DU0k0X0RFU0tFV19DU0kyX1JTVF9FTkFCTEVfTUFTSyAoMHgxIDw8IDE2 KQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkIwX0NTSTRfREVTS0VXX0lQX1NFTF9TSElGVCAzMAo+ PiArI2RlZmluZSBNSVBJX1JYX0NPTkIwX0NTSTRfREVTS0VXX0lQX1NFTF9NQVNLICAoMHgxIDw8 IDMwKQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkIwX0NTSTRfREVTS0VXX0VOQUJMRV9TSElGVCAz MQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkIwX0NTSTRfREVTS0VXX0VOQUJMRV9NQVNLICAoMHgx IDw8IDMxKQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkI0X0NTSTQgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgMHg0OEI0Cj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OQjRfQ1NJNF9T WU5DX0NPREVfTUFTS19TSElGVCAwCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OQjRfQ1NJNF9TWU5D X0NPREVfTUFTS19NQVNLICgweGZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT05CNF9D U0k0X0VYUEVDVEVEX1NZTkNfQ09ERV9TSElGVCAxNgo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkI0 X0NTSTRfRVhQRUNURURfU1lOQ19DT0RFX01BU0sgKDB4ZmZmZiA8PCAxNikKPj4gKyNkZWZpbmUg TUlQSV9SWF9DT05COF9DU0k0ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4 NDhCOAo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkI4X0NTSTRfREVTS0VXX1NFVFVQX1RJTUVfU0hJ RlQgMAo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkI4X0NTSTRfREVTS0VXX1NFVFVQX1RJTUVfTUFT SyAoMHhmIDw8IDApCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OQjhfQ1NJNF9ERVNLRVdfSE9MRF9U SU1FX1NISUZUIDgKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT05COF9DU0k0X0RFU0tFV19IT0xEX1RJ TUVfTUFTSyAoMHhmIDw8IDgpCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OQjhfQ1NJNF9ERVNLRVdf VElNRV9PVVRfU0hJRlQgMTYKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT05COF9DU0k0X0RFU0tFV19U SU1FX09VVF9NQVNLICgweGZmIDw8IDE2KQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkI4X0NTSTRf REVTS0VXX1RJTUVfT1VUX0VOX1NISUZUIDI0Cj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OQjhfQ1NJ NF9ERVNLRVdfVElNRV9PVVRfRU5fTUFTSyAoMHgxIDw8IDI0KQo+PiArI2RlZmluZSBNSVBJX1JY X0NPTkJDX0NTSTQgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHg0OEJDCj4+ ICsjZGVmaW5lIE1JUElfUlhfQ09OQkNfQ1NJNF9ERVNLRVdfREVURUNUSU9OX01PREVfU0hJRlQg MAo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkJDX0NTSTRfREVTS0VXX0RFVEVDVElPTl9NT0RFX01B U0sgKDB4ZiA8PCAwKQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkJDX0NTSTRfREVTS0VXX0RFVEVD VElPTl9DTlRfU0hJRlQgOAo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkJDX0NTSTRfREVTS0VXX0RF VEVDVElPTl9DTlRfTUFTSyAoMHg3ZiA8PCA4KQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkJDX0NT STRfREVTS0VXX0RFTEFZX0FQUExZX01PREVfU0hJRlQgMTYKPj4gKyNkZWZpbmUgTUlQSV9SWF9D T05CQ19DU0k0X0RFU0tFV19ERUxBWV9BUFBMWV9NT0RFX01BU0sgKDB4ZiA8PCAxNikKPj4gKyNk ZWZpbmUgTUlQSV9SWF9DT05CQ19DU0k0X0RFU0tFV19MQU5FX05VTUJFUl9TSElGVCAyNAo+PiAr I2RlZmluZSBNSVBJX1JYX0NPTkJDX0NTSTRfREVTS0VXX0xBTkVfTlVNQkVSX01BU0sgKDB4MyA8 PCAyNCkKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT05DMF9DU0k0ICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgIDB4NDhDMAo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkMwX0NTSTRfREVT S0VXX0lOVEVSUlVQVF9FTkFCTEVfU0hJRlQgMAo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkMwX0NT STRfREVTS0VXX0lOVEVSUlVQVF9FTkFCTEVfTUFTSyAoMHhmZmZmIDw8IDApCj4+ICsjZGVmaW5l IE1JUElfUlhfQ09OQzBfQ1NJNF9ERVNLRVdfSU5URVJSVVBUX1cxQ19FTl9TSElGVCAzMQo+PiAr I2RlZmluZSBNSVBJX1JYX0NPTkMwX0NTSTRfREVTS0VXX0lOVEVSUlVQVF9XMUNfRU5fTUFTSyAo MHgxIDw8IDMxKQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkM0X0NTSTQgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgMHg0OEM0Cj4+ICsjZGVmaW5lIE1JUElfUlhfQ09OQzRfQ1NJ NF9ERVNLRVdfSU5URVJSVVBUX1NUQVRVU19TSElGVCAwCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09O QzRfQ1NJNF9ERVNLRVdfSU5URVJSVVBUX1NUQVRVU19NQVNLICgweGZmZmYgPDwgMCkKPj4gKyNk ZWZpbmUgTUlQSV9SWF9DT05DOF9DU0k0ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgIDB4NDhDOAo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkM4X0NTSTRfREVTS0VXX0RFQlVHX01V WF9TRUxFQ1RfU0hJRlQgMAo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkM4X0NTSTRfREVTS0VXX0RF QlVHX01VWF9TRUxFQ1RfTUFTSyAoMHhmZiA8PCAwKQo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkND X0NTSTQgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHg0OENDCj4+ICsjZGVm aW5lIE1JUElfUlhfQ09OQ0NfQ1NJNF9ERVNLRVdfREVCVUdfT1VUUFVUU19TSElGVCAwCj4+ICsj ZGVmaW5lIE1JUElfUlhfQ09OQ0NfQ1NJNF9ERVNLRVdfREVCVUdfT1VUUFVUU19NQVNLICgweGZm ZmZmZmZmIDw8IDApCj4+ICsjZGVmaW5lIE1JUElfUlhfQ09ORDBfQ1NJNCAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAweDQ4RDAKPj4gKyNkZWZpbmUgTUlQSV9SWF9DT05EMF9D U0k0X0RFU0tFV19ERUxBWV9MRU5HVEhfU0hJRlQgMAo+PiArI2RlZmluZSBNSVBJX1JYX0NPTkQw X0NTSTRfREVTS0VXX0RFTEFZX0xFTkdUSF9NQVNLICgweDNmIDw8IDApCj4+ICsjZGVmaW5lIFNF TklORjVfQ1NJMl9DVEwgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDRB MDAKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0NUTF9EQVRBX0xBTkUwX0VOX1NISUZUICAgMAo+ PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfQ1RMX0RBVEFfTEFORTBfRU5fTUFTSyAgICAoMHgxIDw8 IDApCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9DVExfREFUQV9MQU5FMV9FTl9TSElGVCAgIDEK Pj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0NUTF9EQVRBX0xBTkUxX0VOX01BU0sgICAgKDB4MSA8 PCAxKQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfQ1RMX0RBVEFfTEFORTJfRU5fU0hJRlQgICAy Cj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9DVExfREFUQV9MQU5FMl9FTl9NQVNLICAgICgweDEg PDwgMikKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0NUTF9EQVRBX0xBTkUzX0VOX1NISUZUICAg Mwo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfQ1RMX0RBVEFfTEFORTNfRU5fTUFTSyAgICAoMHgx IDw8IDMpCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9DVExfQ0xPQ0tfTEFORV9FTl9TSElGVCAg IDQKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0NUTF9DTE9DS19MQU5FX0VOX01BU0sgICAgKDB4 MSA8PCA0KQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfQ1RMX0VDQ19FTl9TSElGVCAgICAgICAg ICA1Cj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9DVExfRUNDX0VOX01BU0sgICAgICAgICAgICgw eDEgPDwgNSkKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0NUTF9DUkNfRU5fU0hJRlQgICAgICAg ICAgNgo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfQ1RMX0NSQ19FTl9NQVNLICAgICAgICAgICAo MHgxIDw8IDYpCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9DVExfSFNSWF9ERVRfRU5fU0hJRlQg ICAgIDcKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0NUTF9IU1JYX0RFVF9FTl9NQVNLICAgICAg KDB4MSA8PCA3KQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfQ1RMX0hTX1BSUFJfRU5fU0hJRlQg ICAgICA4Cj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9DVExfSFNfUFJQUl9FTl9NQVNLICAgICAg ICgweDEgPDwgOCkKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0NUTF9IU19FTkRfRU5fU0hJRlQg ICAgICAgOQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfQ1RMX0hTX0VORF9FTl9NQVNLICAgICAg ICAoMHgxIDw8IDkpCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9DVExfR0VORVJJQ19MT05HX1BB Q0tFVF9FTl9TSElGVCAxMgo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfQ1RMX0dFTkVSSUNfTE9O R19QQUNLRVRfRU5fTUFTSyAoMHgxIDw8IDEyKQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfQ1RM X0lNQUdFX1BBQ0tFVF9FTl9TSElGVCAxMwo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfQ1RMX0lN QUdFX1BBQ0tFVF9FTl9NQVNLICAoMHgxIDw8IDEzKQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJf Q1RMX0JZVEUyUElYRUxfRU5fU0hJRlQgICAxNAo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfQ1RM X0JZVEUyUElYRUxfRU5fTUFTSyAgICAoMHgxIDw8IDE0KQo+PiArI2RlZmluZSBTRU5JTkY1X0NT STJfQ1RMX1ZTX1RZUEVfU0hJRlQgICAgICAgICAxNQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJf Q1RMX1ZTX1RZUEVfTUFTSyAgICAgICAgICAoMHgxIDw8IDE1KQo+PiArI2RlZmluZSBTRU5JTkY1 X0NTSTJfQ1RMX0VEX1NFTF9TSElGVCAgICAgICAgICAxNgo+PiArI2RlZmluZSBTRU5JTkY1X0NT STJfQ1RMX0VEX1NFTF9NQVNLICAgICAgICAgICAoMHgxIDw8IDE2KQo+PiArI2RlZmluZSBTRU5J TkY1X0NTSTJfQ1RMX0ZMVVNIX01PREVfU0hJRlQgICAgICAxOAo+PiArI2RlZmluZSBTRU5JTkY1 X0NTSTJfQ1RMX0ZMVVNIX01PREVfTUFTSyAgICAgICAoMHgzIDw8IDE4KQo+PiArI2RlZmluZSBT RU5JTkY1X0NTSTJfQ1RMX0hTX1RSQUlMX0VOX1NISUZUICAgICAyNQo+PiArI2RlZmluZSBTRU5J TkY1X0NTSTJfQ1RMX0hTX1RSQUlMX0VOX01BU0sgICAgICAoMHgxIDw8IDI1KQo+PiArI2RlZmlu ZSBTRU5JTkY1X0NTSTJfQ1RMX0NMT0NLX0hTX09QVElPTl9TSElGVCAyNwo+PiArI2RlZmluZSBT RU5JTkY1X0NTSTJfQ1RMX0NMT0NLX0hTX09QVElPTl9NQVNLICAoMHgxIDw8IDI3KQo+PiArI2Rl ZmluZSBTRU5JTkY1X0NTSTJfQ1RMX1ZTX09VVF9DWUNMRV9OVU1CRVJfU0hJRlQgMjgKPj4gKyNk ZWZpbmUgU0VOSU5GNV9DU0kyX0NUTF9WU19PVVRfQ1lDTEVfTlVNQkVSX01BU0sgKDB4MyA8PCAy OCkKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0xOUkNfVElNSU5HICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgIDB4NEEwNAo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfTE5SQ19USU1JTkdf Q0xPQ0tfVEVSTV9QQVJBTUVURVJfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfTE5S Q19USU1JTkdfQ0xPQ0tfVEVSTV9QQVJBTUVURVJfTUFTSyAoMHhmZiA8PCAwKQo+PiArI2RlZmlu ZSBTRU5JTkY1X0NTSTJfTE5SQ19USU1JTkdfQ0xPQ0tfU0VUVExFX1BBUkFNRVRFUl9TSElGVCA4 Cj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9MTlJDX1RJTUlOR19DTE9DS19TRVRUTEVfUEFSQU1F VEVSX01BU0sgKDB4ZmYgPDwgOCkKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0xOUkRfVElNSU5H ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4NEEwOAo+PiArI2RlZmluZSBTRU5JTkY1 X0NTSTJfTE5SRF9USU1JTkdfREFUQV9URVJNX1BBUkFNRVRFUl9TSElGVCAwCj4+ICsjZGVmaW5l IFNFTklORjVfQ1NJMl9MTlJEX1RJTUlOR19EQVRBX1RFUk1fUEFSQU1FVEVSX01BU0sgKDB4ZmYg PDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0xOUkRfVElNSU5HX0RBVEFfU0VUVExFX1BB UkFNRVRFUl9TSElGVCA4Cj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9MTlJEX1RJTUlOR19EQVRB X1NFVFRMRV9QQVJBTUVURVJfTUFTSyAoMHhmZiA8PCA4KQo+PiArI2RlZmluZSBTRU5JTkY1X0NT STJfRFBDTSAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHg0QTBDCj4+ICsj ZGVmaW5lIFNFTklORjVfQ1NJMl9EUENNX0RQQ01fTU9ERV9TSElGVCAgICAgIDAKPj4gKyNkZWZp bmUgU0VOSU5GNV9DU0kyX0RQQ01fRFBDTV9NT0RFX01BU0sgICAgICAgKDB4ZiA8PCAwKQo+PiAr I2RlZmluZSBTRU5JTkY1X0NTSTJfRFBDTV9ESV8zMF9EUENNX0VOX1NISUZUICA3Cj4+ICsjZGVm aW5lIFNFTklORjVfQ1NJMl9EUENNX0RJXzMwX0RQQ01fRU5fTUFTSyAgICgweDEgPDwgNykKPj4g KyNkZWZpbmUgU0VOSU5GNV9DU0kyX0RQQ01fRElfMzFfRFBDTV9FTl9TSElGVCAgOAo+PiArI2Rl ZmluZSBTRU5JTkY1X0NTSTJfRFBDTV9ESV8zMV9EUENNX0VOX01BU0sgICAoMHgxIDw8IDgpCj4+ ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9EUENNX0RJXzMyX0RQQ01fRU5fU0hJRlQgIDkKPj4gKyNk ZWZpbmUgU0VOSU5GNV9DU0kyX0RQQ01fRElfMzJfRFBDTV9FTl9NQVNLICAgKDB4MSA8PCA5KQo+ PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfRFBDTV9ESV8zM19EUENNX0VOX1NISUZUICAxMAo+PiAr I2RlZmluZSBTRU5JTkY1X0NTSTJfRFBDTV9ESV8zM19EUENNX0VOX01BU0sgICAoMHgxIDw8IDEw KQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfRFBDTV9ESV8zNF9EUENNX0VOX1NISUZUICAxMQo+ PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfRFBDTV9ESV8zNF9EUENNX0VOX01BU0sgICAoMHgxIDw8 IDExKQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfRFBDTV9ESV8zNV9EUENNX0VOX1NISUZUICAx Mgo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfRFBDTV9ESV8zNV9EUENNX0VOX01BU0sgICAoMHgx IDw8IDEyKQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfRFBDTV9ESV8zNl9EUENNX0VOX1NISUZU ICAxMwo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfRFBDTV9ESV8zNl9EUENNX0VOX01BU0sgICAo MHgxIDw8IDEzKQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfRFBDTV9ESV8zN19EUENNX0VOX1NI SUZUICAxNAo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfRFBDTV9ESV8zN19EUENNX0VOX01BU0sg ICAoMHgxIDw8IDE0KQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfRFBDTV9ESV8yQV9EUENNX0VO X1NISUZUICAxNQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfRFBDTV9ESV8yQV9EUENNX0VOX01B U0sgICAoMHgxIDw8IDE1KQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfSU5UX0VOICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgMHg0QTEwCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJ Ml9JTlRfRU5fRVJSX0ZSQU1FX1NZTkNfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJf SU5UX0VOX0VSUl9GUkFNRV9TWU5DX01BU0sgKDB4MSA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkY1 X0NTSTJfSU5UX0VOX0VSUl9JRF9TSElGVCAgICAgICAxCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJ Ml9JTlRfRU5fRVJSX0lEX01BU0sgICAgICAgICgweDEgPDwgMSkKPj4gKyNkZWZpbmUgU0VOSU5G NV9DU0kyX0lOVF9FTl9FUlJfRUNDX05PX0VSUk9SX1NISUZUIDIKPj4gKyNkZWZpbmUgU0VOSU5G NV9DU0kyX0lOVF9FTl9FUlJfRUNDX05PX0VSUk9SX01BU0sgKDB4MSA8PCAyKQo+PiArI2RlZmlu ZSBTRU5JTkY1X0NTSTJfSU5UX0VOX0VSUl9FQ0NfQ09SUkVDVEVEX1NISUZUIDMKPj4gKyNkZWZp bmUgU0VOSU5GNV9DU0kyX0lOVF9FTl9FUlJfRUNDX0NPUlJFQ1RFRF9NQVNLICgweDEgPDwgMykK Pj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0lOVF9FTl9FUlJfRUNDX0RPVUJMRV9TSElGVCA0Cj4+ ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9JTlRfRU5fRVJSX0VDQ19ET1VCTEVfTUFTSyAoMHgxIDw8 IDQpCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9JTlRfRU5fRVJSX0NSQ19TSElGVCAgICAgIDUK Pj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0lOVF9FTl9FUlJfQ1JDX01BU0sgICAgICAgKDB4MSA8 PCA1KQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfSU5UX0VOX0VSUl9DUkNfTk9fRVJST1JfU0hJ RlQgNgo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfSU5UX0VOX0VSUl9DUkNfTk9fRVJST1JfTUFT SyAoMHgxIDw8IDYpCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9JTlRfRU5fRVJSX01VTFRJX0xB TkVfU1lOQ19TSElGVCA3Cj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9JTlRfRU5fRVJSX01VTFRJ X0xBTkVfU1lOQ19NQVNLICgweDEgPDwgNykKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0lOVF9F Tl9FUlJfU09UX1NZTkNfSFNfTE5SRDBfU0hJRlQgOAo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJf SU5UX0VOX0VSUl9TT1RfU1lOQ19IU19MTlJEMF9NQVNLICgweDEgPDwgOCkKPj4gKyNkZWZpbmUg U0VOSU5GNV9DU0kyX0lOVF9FTl9FUlJfU09UX1NZTkNfSFNfTE5SRDFfU0hJRlQgOQo+PiArI2Rl ZmluZSBTRU5JTkY1X0NTSTJfSU5UX0VOX0VSUl9TT1RfU1lOQ19IU19MTlJEMV9NQVNLICgweDEg PDwgOSkKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0lOVF9FTl9FUlJfU09UX1NZTkNfSFNfTE5S RDJfU0hJRlQgMTAKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0lOVF9FTl9FUlJfU09UX1NZTkNf SFNfTE5SRDJfTUFTSyAoMHgxIDw8IDEwKQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfSU5UX0VO X0VSUl9TT1RfU1lOQ19IU19MTlJEM19TSElGVCAxMQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJf SU5UX0VOX0VSUl9TT1RfU1lOQ19IU19MTlJEM19NQVNLICgweDEgPDwgMTEpCj4+ICsjZGVmaW5l IFNFTklORjVfQ1NJMl9JTlRfRU5fRlNfU0hJRlQgICAgICAgICAgIDEyCj4+ICsjZGVmaW5lIFNF TklORjVfQ1NJMl9JTlRfRU5fRlNfTUFTSyAgICAgICAgICAgICgweDEgPDwgMTIpCj4+ICsjZGVm aW5lIFNFTklORjVfQ1NJMl9JTlRfRU5fTFNfU0hJRlQgICAgICAgICAgIDEzCj4+ICsjZGVmaW5l IFNFTklORjVfQ1NJMl9JTlRfRU5fTFNfTUFTSyAgICAgICAgICAgICgweDEgPDwgMTMpCj4+ICsj ZGVmaW5lIFNFTklORjVfQ1NJMl9JTlRfRU5fR1NfU0hJRlQgICAgICAgICAgIDE0Cj4+ICsjZGVm aW5lIFNFTklORjVfQ1NJMl9JTlRfRU5fR1NfTUFTSyAgICAgICAgICAgICgweDEgPDwgMTQpCj4+ ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9JTlRfRU5fRkVfU0hJRlQgICAgICAgICAgIDE1Cj4+ICsj ZGVmaW5lIFNFTklORjVfQ1NJMl9JTlRfRU5fRkVfTUFTSyAgICAgICAgICAgICgweDEgPDwgMTUp Cj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9JTlRfRU5fRVJSX0ZSQU1FX1NZTkNfUzBfU0hJRlQg MTYKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0lOVF9FTl9FUlJfRlJBTUVfU1lOQ19TMF9NQVNL ICgweDEgPDwgMTYpCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9JTlRfRU5fRVJSX0ZSQU1FX1NZ TkNfUzFfU0hJRlQgMTcKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0lOVF9FTl9FUlJfRlJBTUVf U1lOQ19TMV9NQVNLICgweDEgPDwgMTcpCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9JTlRfRU5f RVJSX0ZSQU1FX1NZTkNfUzJfU0hJRlQgMTgKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0lOVF9F Tl9FUlJfRlJBTUVfU1lOQ19TMl9NQVNLICgweDEgPDwgMTgpCj4+ICsjZGVmaW5lIFNFTklORjVf Q1NJMl9JTlRfRU5fRVJSX0ZSQU1FX1NZTkNfUzNfU0hJRlQgMTkKPj4gKyNkZWZpbmUgU0VOSU5G NV9DU0kyX0lOVF9FTl9FUlJfRlJBTUVfU1lOQ19TM19NQVNLICgweDEgPDwgMTkpCj4+ICsjZGVm aW5lIFNFTklORjVfQ1NJMl9JTlRfRU5fRVJSX0ZSQU1FX1NZTkNfUzRfU0hJRlQgMjAKPj4gKyNk ZWZpbmUgU0VOSU5GNV9DU0kyX0lOVF9FTl9FUlJfRlJBTUVfU1lOQ19TNF9NQVNLICgweDEgPDwg MjApCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9JTlRfRU5fRVJSX0ZSQU1FX1NZTkNfUzVfU0hJ RlQgMjEKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0lOVF9FTl9FUlJfRlJBTUVfU1lOQ19TNV9N QVNLICgweDEgPDwgMjEpCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9JTlRfRU5fRVJSX0xBTkVf UkVTWU5DX1NISUZUIDIyCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9JTlRfRU5fRVJSX0xBTkVf UkVTWU5DX01BU0sgKDB4MSA8PCAyMikKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0lOVF9FTl9F UlJfRlJBTUVfU1lOQ19TNl9TSElGVCAyMwo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfSU5UX0VO X0VSUl9GUkFNRV9TWU5DX1M2X01BU0sgKDB4MSA8PCAyMykKPj4gKyNkZWZpbmUgU0VOSU5GNV9D U0kyX0lOVF9FTl9FUlJfRlJBTUVfU1lOQ19TN19TSElGVCAyNAo+PiArI2RlZmluZSBTRU5JTkY1 X0NTSTJfSU5UX0VOX0VSUl9GUkFNRV9TWU5DX1M3X01BU0sgKDB4MSA8PCAyNCkKPj4gKyNkZWZp bmUgU0VOSU5GNV9DU0kyX0lOVF9FTl9UUklPMF9FU0NBUEVfQ09ERV9ERVRFQ1RfU0hJRlQgMjYK Pj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0lOVF9FTl9UUklPMF9FU0NBUEVfQ09ERV9ERVRFQ1Rf TUFTSyAoMHgxIDw8IDI2KQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfSU5UX0VOX1RSSU8xX0VT Q0FQRV9DT0RFX0RFVEVDVF9TSElGVCAyNwo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfSU5UX0VO X1RSSU8xX0VTQ0FQRV9DT0RFX0RFVEVDVF9NQVNLICgweDEgPDwgMjcpCj4+ICsjZGVmaW5lIFNF TklORjVfQ1NJMl9JTlRfRU5fVFJJTzJfRVNDQVBFX0NPREVfREVURUNUX1NISUZUIDI4Cj4+ICsj ZGVmaW5lIFNFTklORjVfQ1NJMl9JTlRfRU5fVFJJTzJfRVNDQVBFX0NPREVfREVURUNUX01BU0sg KDB4MSA8PCAyOCkKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0lOVF9FTl9UUklPM19FU0NBUEVf Q09ERV9ERVRFQ1RfU0hJRlQgMjkKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0lOVF9FTl9UUklP M19FU0NBUEVfQ09ERV9ERVRFQ1RfTUFTSyAoMHgxIDw8IDI5KQo+PiArI2RlZmluZSBTRU5JTkY1 X0NTSTJfSU5UX0VOX01FUkdFX0ZJRk9fQUZfU0hJRlQgMzAKPj4gKyNkZWZpbmUgU0VOSU5GNV9D U0kyX0lOVF9FTl9NRVJHRV9GSUZPX0FGX01BU0sgKDB4MSA8PCAzMCkKPj4gKyNkZWZpbmUgU0VO SU5GNV9DU0kyX0lOVF9FTl9JTlRfV0NMUl9FTl9TSElGVCAgMzEKPj4gKyNkZWZpbmUgU0VOSU5G NV9DU0kyX0lOVF9FTl9JTlRfV0NMUl9FTl9NQVNLICAgKDB4MSA8PCAzMSkKPj4gKyNkZWZpbmUg U0VOSU5GNV9DU0kyX0lOVF9TVEFUVVMgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4 NEExNAo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfSU5UX1NUQVRVU19FUlJfRlJBTUVfU1lOQ19T VEFfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfSU5UX1NUQVRVU19FUlJfRlJBTUVf U1lOQ19TVEFfTUFTSyAoMHgxIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9JTlRfU1RB VFVTX0VSUl9JRF9TVEFfU0hJRlQgMQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfSU5UX1NUQVRV U19FUlJfSURfU1RBX01BU0sgKDB4MSA8PCAxKQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfSU5U X1NUQVRVU19FUlJfRUNDX05PX0VSUk9SX1NUQV9TSElGVCAyCj4+ICsjZGVmaW5lIFNFTklORjVf Q1NJMl9JTlRfU1RBVFVTX0VSUl9FQ0NfTk9fRVJST1JfU1RBX01BU0sgKDB4MSA8PCAyKQo+PiAr I2RlZmluZSBTRU5JTkY1X0NTSTJfSU5UX1NUQVRVU19FUlJfRUNDX0NPUlJFQ1RFRF9TVEFfU0hJ RlQgMwo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfSU5UX1NUQVRVU19FUlJfRUNDX0NPUlJFQ1RF RF9TVEFfTUFTSyAoMHgxIDw8IDMpCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9JTlRfU1RBVFVT X0VSUl9FQ0NfRE9VQkxFX1NUQV9TSElGVCA0Cj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9JTlRf U1RBVFVTX0VSUl9FQ0NfRE9VQkxFX1NUQV9NQVNLICgweDEgPDwgNCkKPj4gKyNkZWZpbmUgU0VO SU5GNV9DU0kyX0lOVF9TVEFUVVNfRVJSX0NSQ19TVEFfU0hJRlQgNQo+PiArI2RlZmluZSBTRU5J TkY1X0NTSTJfSU5UX1NUQVRVU19FUlJfQ1JDX1NUQV9NQVNLICgweDEgPDwgNSkKPj4gKyNkZWZp bmUgU0VOSU5GNV9DU0kyX0lOVF9TVEFUVVNfRVJSX01VTFRJX0xBTkVfU1lOQ19TVEFfU0hJRlQg Nwo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfSU5UX1NUQVRVU19FUlJfTVVMVElfTEFORV9TWU5D X1NUQV9NQVNLICgweDEgPDwgNykKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0lOVF9TVEFUVVNf RVJSX1NPVF9TWU5DX0hTX0xOUkQwX1NUQV9TSElGVCA4Cj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJ Ml9JTlRfU1RBVFVTX0VSUl9TT1RfU1lOQ19IU19MTlJEMF9TVEFfTUFTSyAoMHgxIDw8IDgpCj4+ ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9JTlRfU1RBVFVTX0VSUl9TT1RfU1lOQ19IU19MTlJEMV9T VEFfU0hJRlQgOQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfSU5UX1NUQVRVU19FUlJfU09UX1NZ TkNfSFNfTE5SRDFfU1RBX01BU0sgKDB4MSA8PCA5KQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJf SU5UX1NUQVRVU19FUlJfU09UX1NZTkNfSFNfTE5SRDJfU1RBX1NISUZUIDEwCj4+ICsjZGVmaW5l IFNFTklORjVfQ1NJMl9JTlRfU1RBVFVTX0VSUl9TT1RfU1lOQ19IU19MTlJEMl9TVEFfTUFTSyAo MHgxIDw8IDEwKQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfSU5UX1NUQVRVU19FUlJfU09UX1NZ TkNfSFNfTE5SRDNfU1RBX1NISUZUIDExCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9JTlRfU1RB VFVTX0VSUl9TT1RfU1lOQ19IU19MTlJEM19TVEFfTUFTSyAoMHgxIDw8IDExKQo+PiArI2RlZmlu ZSBTRU5JTkY1X0NTSTJfSU5UX1NUQVRVU19GU19TVEFfU0hJRlQgICAxMgo+PiArI2RlZmluZSBT RU5JTkY1X0NTSTJfSU5UX1NUQVRVU19GU19TVEFfTUFTSyAgICAoMHgxIDw8IDEyKQo+PiArI2Rl ZmluZSBTRU5JTkY1X0NTSTJfSU5UX1NUQVRVU19MU19TVEFfU0hJRlQgICAxMwo+PiArI2RlZmlu ZSBTRU5JTkY1X0NTSTJfSU5UX1NUQVRVU19MU19TVEFfTUFTSyAgICAoMHgxIDw8IDEzKQo+PiAr I2RlZmluZSBTRU5JTkY1X0NTSTJfSU5UX1NUQVRVU19HU19TVEFfU0hJRlQgICAxNAo+PiArI2Rl ZmluZSBTRU5JTkY1X0NTSTJfSU5UX1NUQVRVU19HU19TVEFfTUFTSyAgICAoMHgxIDw8IDE0KQo+ PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfSU5UX1NUQVRVU19GRV9TVEFfU0hJRlQgICAxNQo+PiAr I2RlZmluZSBTRU5JTkY1X0NTSTJfSU5UX1NUQVRVU19GRV9TVEFfTUFTSyAgICAoMHgxIDw8IDE1 KQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfSU5UX1NUQVRVU19FUlJfRlJBTUVfU1lOQ19TMF9T VEFfU0hJRlQgMTYKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0lOVF9TVEFUVVNfRVJSX0ZSQU1F X1NZTkNfUzBfU1RBX01BU0sgKDB4MSA8PCAxNikKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0lO VF9TVEFUVVNfRVJSX0ZSQU1FX1NZTkNfUzFfU1RBX1NISUZUIDE3Cj4+ICsjZGVmaW5lIFNFTklO RjVfQ1NJMl9JTlRfU1RBVFVTX0VSUl9GUkFNRV9TWU5DX1MxX1NUQV9NQVNLICgweDEgPDwgMTcp Cj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9JTlRfU1RBVFVTX0VSUl9GUkFNRV9TWU5DX1MyX1NU QV9TSElGVCAxOAo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfSU5UX1NUQVRVU19FUlJfRlJBTUVf U1lOQ19TMl9TVEFfTUFTSyAoMHgxIDw8IDE4KQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfSU5U X1NUQVRVU19FUlJfRlJBTUVfU1lOQ19TM19TVEFfU0hJRlQgMTkKPj4gKyNkZWZpbmUgU0VOSU5G NV9DU0kyX0lOVF9TVEFUVVNfRVJSX0ZSQU1FX1NZTkNfUzNfU1RBX01BU0sgKDB4MSA8PCAxOSkK Pj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0lOVF9TVEFUVVNfRVJSX0ZSQU1FX1NZTkNfUzRfU1RB X1NISUZUIDIwCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9JTlRfU1RBVFVTX0VSUl9GUkFNRV9T WU5DX1M0X1NUQV9NQVNLICgweDEgPDwgMjApCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9JTlRf U1RBVFVTX0VSUl9GUkFNRV9TWU5DX1M1X1NUQV9TSElGVCAyMQo+PiArI2RlZmluZSBTRU5JTkY1 X0NTSTJfSU5UX1NUQVRVU19FUlJfRlJBTUVfU1lOQ19TNV9TVEFfTUFTSyAoMHgxIDw8IDIxKQo+ PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfSU5UX1NUQVRVU19FUlJfTEFORV9SRVNZTkNfU1RBX1NI SUZUIDIyCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9JTlRfU1RBVFVTX0VSUl9MQU5FX1JFU1lO Q19TVEFfTUFTSyAoMHgxIDw8IDIyKQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfSU5UX1NUQVRV U19FUlJfRlJBTUVfU1lOQ19TNl9TVEFfU0hJRlQgMjMKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0ky X0lOVF9TVEFUVVNfRVJSX0ZSQU1FX1NZTkNfUzZfU1RBX01BU0sgKDB4MSA8PCAyMykKPj4gKyNk ZWZpbmUgU0VOSU5GNV9DU0kyX0lOVF9TVEFUVVNfRVJSX0ZSQU1FX1NZTkNfUzdfU1RBX1NISUZU IDI0Cj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9JTlRfU1RBVFVTX0VSUl9GUkFNRV9TWU5DX1M3 X1NUQV9NQVNLICgweDEgPDwgMjQpCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9JTlRfU1RBVFVT X1RSSU8wX0VTQ0FQRV9DT0RFX0RFVEVDVF9TVEFfU0hJRlQgMjYKPj4gKyNkZWZpbmUgU0VOSU5G NV9DU0kyX0lOVF9TVEFUVVNfVFJJTzBfRVNDQVBFX0NPREVfREVURUNUX1NUQV9NQVNLICgweDEg PDwgMjYpCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9JTlRfU1RBVFVTX1RSSU8xX0VTQ0FQRV9D T0RFX0RFVEVDVF9TVEFfU0hJRlQgMjcKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0lOVF9TVEFU VVNfVFJJTzFfRVNDQVBFX0NPREVfREVURUNUX1NUQV9NQVNLICgweDEgPDwgMjcpCj4+ICsjZGVm aW5lIFNFTklORjVfQ1NJMl9JTlRfU1RBVFVTX1RSSU8yX0VTQ0FQRV9DT0RFX0RFVEVDVF9TVEFf U0hJRlQgMjgKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0lOVF9TVEFUVVNfVFJJTzJfRVNDQVBF X0NPREVfREVURUNUX1NUQV9NQVNLICgweDEgPDwgMjgpCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJ Ml9JTlRfU1RBVFVTX1RSSU8zX0VTQ0FQRV9DT0RFX0RFVEVDVF9TVEFfU0hJRlQgMjkKPj4gKyNk ZWZpbmUgU0VOSU5GNV9DU0kyX0lOVF9TVEFUVVNfVFJJTzNfRVNDQVBFX0NPREVfREVURUNUX1NU QV9NQVNLICgweDEgPDwgMjkpCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9JTlRfU1RBVFVTX01F UkdFX0ZJRk9fQUZfU0hJRlQgMzAKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0lOVF9TVEFUVVNf TUVSR0VfRklGT19BRl9NQVNLICgweDEgPDwgMzApCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9E R0JfU0VMICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDRBMTgKPj4gKyNkZWZp bmUgU0VOSU5GNV9DU0kyX0RHQl9TRUxfREVCVUdfU0VMX1NISUZUICAgMAo+PiArI2RlZmluZSBT RU5JTkY1X0NTSTJfREdCX1NFTF9ERUJVR19TRUxfTUFTSyAgICAoMHhmZiA8PCAwKQo+PiArI2Rl ZmluZSBTRU5JTkY1X0NTSTJfREdCX1NFTF9ERUJVR19FTl9TSElGVCAgICAzMQo+PiArI2RlZmlu ZSBTRU5JTkY1X0NTSTJfREdCX1NFTF9ERUJVR19FTl9NQVNLICAgICAoMHgxIDw8IDMxKQo+PiAr I2RlZmluZSBTRU5JTkY1X0NTSTJfREJHX1BPUlQgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgMHg0QTFDCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9EQkdfUE9SVF9DVExfREJHX1BP UlRfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfREJHX1BPUlRfQ1RMX0RCR19QT1JU X01BU0sgKDB4ZmZmZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfU1BBUkUwICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHg0QTIwCj4+ICsjZGVmaW5lIFNFTklORjVf Q1NJMl9TUEFSRTBfU1BBUkUwX1NISUZUICAgICAgIDAKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0ky X1NQQVJFMF9TUEFSRTBfTUFTSyAgICAgICAgKDB4ZmZmZmZmZmYgPDwgMCkKPj4gKyNkZWZpbmUg U0VOSU5GNV9DU0kyX1NQQVJFMSAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4 NEEyNAo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfU1BBUkUxX1NQQVJFMV9TSElGVCAgICAgICAw Cj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9TUEFSRTFfU1BBUkUxX01BU0sgICAgICAgICgweGZm ZmZmZmZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9MTlJDX0ZTTSAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAweDRBMjgKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0xO UkNfRlNNX0xOUkNfUlhfRlNNX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0xOUkNf RlNNX0xOUkNfUlhfRlNNX01BU0sgKDB4M2YgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0ky X0xOUkRfRlNNICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4NEEyQwo+PiArI2Rl ZmluZSBTRU5JTkY1X0NTSTJfTE5SRF9GU01fTE5SRDBfUlhfRlNNX1NISUZUIDAKPj4gKyNkZWZp bmUgU0VOSU5GNV9DU0kyX0xOUkRfRlNNX0xOUkQwX1JYX0ZTTV9NQVNLICgweDdmIDw8IDApCj4+ ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9MTlJEX0ZTTV9MTlJEMV9SWF9GU01fU0hJRlQgOAo+PiAr I2RlZmluZSBTRU5JTkY1X0NTSTJfTE5SRF9GU01fTE5SRDFfUlhfRlNNX01BU0sgKDB4N2YgPDwg OCkKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0xOUkRfRlNNX0xOUkQyX1JYX0ZTTV9TSElGVCAx Ngo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfTE5SRF9GU01fTE5SRDJfUlhfRlNNX01BU0sgKDB4 N2YgPDwgMTYpCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9MTlJEX0ZTTV9MTlJEM19SWF9GU01f U0hJRlQgMjQKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0xOUkRfRlNNX0xOUkQzX1JYX0ZTTV9N QVNLICgweDdmIDw8IDI0KQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfRlJBTUVfTElORV9OVU0g ICAgICAgICAgICAgICAgICAgICAgICAgICAgMHg0QTMwCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJ Ml9GUkFNRV9MSU5FX05VTV9GUkFNRV9OVU1fU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkY1X0NT STJfRlJBTUVfTElORV9OVU1fRlJBTUVfTlVNX01BU0sgKDB4ZmZmZiA8PCAwKQo+PiArI2RlZmlu ZSBTRU5JTkY1X0NTSTJfRlJBTUVfTElORV9OVU1fTElORV9OVU1fU0hJRlQgMTYKPj4gKyNkZWZp bmUgU0VOSU5GNV9DU0kyX0ZSQU1FX0xJTkVfTlVNX0xJTkVfTlVNX01BU0sgKDB4ZmZmZiA8PCAx NikKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0dFTkVSSUNfU0hPUlQgICAgICAgICAgICAgICAg ICAgICAgICAgICAgIDB4NEEzNAo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfR0VORVJJQ19TSE9S VF9HRU5FUklDX1NIT1JUX1BBQ0tFVF9EVF9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJ Ml9HRU5FUklDX1NIT1JUX0dFTkVSSUNfU0hPUlRfUEFDS0VUX0RUX01BU0sgKDB4M2YgPDwgMCkK Pj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0dFTkVSSUNfU0hPUlRfR0VORVJJQ19TSE9SVF9QQUNL RVRfREFUQV9TSElGVCAxNgo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfR0VORVJJQ19TSE9SVF9H RU5FUklDX1NIT1JUX1BBQ0tFVF9EQVRBX01BU0sgXAo+PiArKDB4ZmZmZiA8PCAxNikKPj4gKyNk ZWZpbmUgU0VOSU5GNV9DU0kyX0hTUlhfREJHICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgIDB4NEEzOAo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfSFNSWF9EQkdfREFUQV9MQU5FMF9I U1JYX0VOX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0hTUlhfREJHX0RBVEFfTEFO RTBfSFNSWF9FTl9NQVNLICgweDEgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0hTUlhf REJHX0RBVEFfTEFORTFfSFNSWF9FTl9TSElGVCAxCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9I U1JYX0RCR19EQVRBX0xBTkUxX0hTUlhfRU5fTUFTSyAoMHgxIDw8IDEpCj4+ICsjZGVmaW5lIFNF TklORjVfQ1NJMl9IU1JYX0RCR19EQVRBX0xBTkUyX0hTUlhfRU5fU0hJRlQgMgo+PiArI2RlZmlu ZSBTRU5JTkY1X0NTSTJfSFNSWF9EQkdfREFUQV9MQU5FMl9IU1JYX0VOX01BU0sgKDB4MSA8PCAy KQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfSFNSWF9EQkdfREFUQV9MQU5FM19IU1JYX0VOX1NI SUZUIDMKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0hTUlhfREJHX0RBVEFfTEFORTNfSFNSWF9F Tl9NQVNLICgweDEgPDwgMykKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0hTUlhfREJHX0NMT0NL X0xBTkVfSFNSWF9FTl9TSElGVCA0Cj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9IU1JYX0RCR19D TE9DS19MQU5FX0hTUlhfRU5fTUFTSyAoMHgxIDw8IDQpCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJ Ml9ESSAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDRBM0MKPj4gKyNk ZWZpbmUgU0VOSU5GNV9DU0kyX0RJX1ZDMF9TSElGVCAgICAgICAgICAgICAgMAo+PiArI2RlZmlu ZSBTRU5JTkY1X0NTSTJfRElfVkMwX01BU0sgICAgICAgICAgICAgICAoMHgzIDw8IDApCj4+ICsj ZGVmaW5lIFNFTklORjVfQ1NJMl9ESV9EVDBfU0hJRlQgICAgICAgICAgICAgIDIKPj4gKyNkZWZp bmUgU0VOSU5GNV9DU0kyX0RJX0RUMF9NQVNLICAgICAgICAgICAgICAgKDB4M2YgPDwgMikKPj4g KyNkZWZpbmUgU0VOSU5GNV9DU0kyX0RJX1ZDMV9TSElGVCAgICAgICAgICAgICAgOAo+PiArI2Rl ZmluZSBTRU5JTkY1X0NTSTJfRElfVkMxX01BU0sgICAgICAgICAgICAgICAoMHgzIDw8IDgpCj4+ ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9ESV9EVDFfU0hJRlQgICAgICAgICAgICAgIDEwCj4+ICsj ZGVmaW5lIFNFTklORjVfQ1NJMl9ESV9EVDFfTUFTSyAgICAgICAgICAgICAgICgweDNmIDw8IDEw KQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfRElfVkMyX1NISUZUICAgICAgICAgICAgICAxNgo+ PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfRElfVkMyX01BU0sgICAgICAgICAgICAgICAoMHgzIDw8 IDE2KQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfRElfRFQyX1NISUZUICAgICAgICAgICAgICAx OAo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfRElfRFQyX01BU0sgICAgICAgICAgICAgICAoMHgz ZiA8PCAxOCkKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0RJX1ZDM19TSElGVCAgICAgICAgICAg ICAgMjQKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0RJX1ZDM19NQVNLICAgICAgICAgICAgICAg KDB4MyA8PCAyNCkKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0RJX0RUM19TSElGVCAgICAgICAg ICAgICAgMjYKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0RJX0RUM19NQVNLICAgICAgICAgICAg ICAgKDB4M2YgPDwgMjYpCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9IU19UUkFJTCAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAweDRBNDAKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0ky X0hTX1RSQUlMX0hTX1RSQUlMX1BBUkFNRVRFUl9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjVf Q1NJMl9IU19UUkFJTF9IU19UUkFJTF9QQVJBTUVURVJfTUFTSyAoMHhmZiA8PCAwKQo+PiArI2Rl ZmluZSBTRU5JTkY1X0NTSTJfRElfQ1RSTCAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgMHg0QTQ0Cj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9ESV9DVFJMX1ZDMF9JTlRFUkxFQVZJ TkdfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfRElfQ1RSTF9WQzBfSU5URVJMRUFW SU5HX01BU0sgKDB4MSA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfRElfQ1RSTF9EVDBf SU5URVJMRUFWSU5HX1NISUZUIDEKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0RJX0NUUkxfRFQw X0lOVEVSTEVBVklOR19NQVNLICgweDMgPDwgMSkKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0RJ X0NUUkxfVkMxX0lOVEVSTEVBVklOR19TSElGVCA4Cj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9E SV9DVFJMX1ZDMV9JTlRFUkxFQVZJTkdfTUFTSyAoMHgxIDw8IDgpCj4+ICsjZGVmaW5lIFNFTklO RjVfQ1NJMl9ESV9DVFJMX0RUMV9JTlRFUkxFQVZJTkdfU0hJRlQgOQo+PiArI2RlZmluZSBTRU5J TkY1X0NTSTJfRElfQ1RSTF9EVDFfSU5URVJMRUFWSU5HX01BU0sgKDB4MyA8PCA5KQo+PiArI2Rl ZmluZSBTRU5JTkY1X0NTSTJfRElfQ1RSTF9WQzJfSU5URVJMRUFWSU5HX1NISUZUIDE2Cj4+ICsj ZGVmaW5lIFNFTklORjVfQ1NJMl9ESV9DVFJMX1ZDMl9JTlRFUkxFQVZJTkdfTUFTSyAoMHgxIDw8 IDE2KQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfRElfQ1RSTF9EVDJfSU5URVJMRUFWSU5HX1NI SUZUIDE3Cj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9ESV9DVFJMX0RUMl9JTlRFUkxFQVZJTkdf TUFTSyAoMHgzIDw8IDE3KQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfRElfQ1RSTF9WQzNfSU5U RVJMRUFWSU5HX1NISUZUIDI0Cj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9ESV9DVFJMX1ZDM19J TlRFUkxFQVZJTkdfTUFTSyAoMHgxIDw8IDI0KQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfRElf Q1RSTF9EVDNfSU5URVJMRUFWSU5HX1NISUZUIDI1Cj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9E SV9DVFJMX0RUM19JTlRFUkxFQVZJTkdfTUFTSyAoMHgzIDw8IDI1KQo+PiArI2RlZmluZSBTRU5J TkY1X0NTSTJfREVURUNUX0NPTjEgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHg0QTRD Cj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9ERVRFQ1RfQ09OMV9ERVRFQ1RfU1lOQ19ESVNBQkxF X1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0RFVEVDVF9DT04xX0RFVEVDVF9TWU5D X0RJU0FCTEVfTUFTSyAoMHgxIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9ERVRFQ1Rf Q09OMV9ERVRFQ1RfU1lOQ19NQVNLX1NISUZUIDEKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0RF VEVDVF9DT04xX0RFVEVDVF9TWU5DX01BU0tfTUFTSyAoMHg3ZiA8PCAxKQo+PiArI2RlZmluZSBT RU5JTkY1X0NTSTJfREVURUNUX0NPTjFfU1lOQ19XT1JEX1NISUZUIDgKPj4gKyNkZWZpbmUgU0VO SU5GNV9DU0kyX0RFVEVDVF9DT04xX1NZTkNfV09SRF9NQVNLICgweDFmZmZmZiA8PCA4KQo+PiAr I2RlZmluZSBTRU5JTkY1X0NTSTJfREVURUNUX0NPTjIgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgMHg0QTUwCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9ERVRFQ1RfQ09OMl9ERVRFQ1Rf RVNDQVBFX0RJU0FCTEVfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfREVURUNUX0NP TjJfREVURUNUX0VTQ0FQRV9ESVNBQkxFX01BU0sgKDB4MSA8PCAwKQo+PiArI2RlZmluZSBTRU5J TkY1X0NTSTJfREVURUNUX0NPTjJfREVURUNUX0VTQ0FQRV9NQVNLX1NISUZUIDEKPj4gKyNkZWZp bmUgU0VOSU5GNV9DU0kyX0RFVEVDVF9DT04yX0RFVEVDVF9FU0NBUEVfTUFTS19NQVNLICgweDdm IDw8IDEpCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9ERVRFQ1RfQ09OMl9FU0NBUEVfV09SRF9T SElGVCA4Cj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9ERVRFQ1RfQ09OMl9FU0NBUEVfV09SRF9N QVNLICgweDFmZmZmZiA8PCA4KQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfREVURUNUX0NPTjMg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHg0QTU0Cj4+ICsjZGVmaW5lIFNFTklORjVf Q1NJMl9ERVRFQ1RfQ09OM19ERVRFQ1RfUE9TVF9ESVNBQkxFX1NISUZUIDAKPj4gKyNkZWZpbmUg U0VOSU5GNV9DU0kyX0RFVEVDVF9DT04zX0RFVEVDVF9QT1NUX0RJU0FCTEVfTUFTSyAoMHgxIDw8 IDApCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9ERVRFQ1RfQ09OM19ERVRFQ1RfUE9TVF9NQVNL X1NISUZUIDEKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0RFVEVDVF9DT04zX0RFVEVDVF9QT1NU X01BU0tfTUFTSyAoMHg3ZiA8PCAxKQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfREVURUNUX0NP TjNfUE9TVF9XT1JEX1NISUZUIDgKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0RFVEVDVF9DT04z X1BPU1RfV09SRF9NQVNLICgweDFmZmZmZiA8PCA4KQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJf UkxSMF9DT04wICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHg0QTU4Cj4+ICsjZGVm aW5lIFNFTklORjVfQ1NJMl9STFIwX0NPTjBfUkxSMF9QUkJTX1BBVFRFUk5fU0VMX1NISUZUIDAK Pj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX1JMUjBfQ09OMF9STFIwX1BSQlNfUEFUVEVSTl9TRUxf TUFTSyAoMHhmZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfUkxSMF9DT04wX1JMUjBf UFJCU19TRUVEXzBfU0hJRlQgOAo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfUkxSMF9DT04wX1JM UjBfUFJCU19TRUVEXzBfTUFTSyAoMHhmZiA8PCA4KQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJf UkxSMF9DT04wX1JMUjBfUFJCU19TRUVEXzFfU0hJRlQgMTYKPj4gKyNkZWZpbmUgU0VOSU5GNV9D U0kyX1JMUjBfQ09OMF9STFIwX1BSQlNfU0VFRF8xX01BU0sgKDB4ZmYgPDwgMTYpCj4+ICsjZGVm aW5lIFNFTklORjVfQ1NJMl9STFIwX0NPTjBfUkxSMF9QUkJTX1NFRURfMl9TSElGVCAyNAo+PiAr I2RlZmluZSBTRU5JTkY1X0NTSTJfUkxSMF9DT04wX1JMUjBfUFJCU19TRUVEXzJfTUFTSyAoMHhm ZiA8PCAyNCkKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX1JMUjFfQ09OMCAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgIDB4NEE1Qwo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfUkxSMV9D T04wX1JMUjFfUFJCU19QQVRURVJOX1NFTF9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJ Ml9STFIxX0NPTjBfUkxSMV9QUkJTX1BBVFRFUk5fU0VMX01BU0sgKDB4ZmYgPDwgMCkKPj4gKyNk ZWZpbmUgU0VOSU5GNV9DU0kyX1JMUjFfQ09OMF9STFIxX1BSQlNfU0VFRF8wX1NISUZUIDgKPj4g KyNkZWZpbmUgU0VOSU5GNV9DU0kyX1JMUjFfQ09OMF9STFIxX1BSQlNfU0VFRF8wX01BU0sgKDB4 ZmYgPDwgOCkKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX1JMUjFfQ09OMF9STFIxX1BSQlNfU0VF RF8xX1NISUZUIDE2Cj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9STFIxX0NPTjBfUkxSMV9QUkJT X1NFRURfMV9NQVNLICgweGZmIDw8IDE2KQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfUkxSMV9D T04wX1JMUjFfUFJCU19TRUVEXzJfU0hJRlQgMjQKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX1JM UjFfQ09OMF9STFIxX1BSQlNfU0VFRF8yX01BU0sgKDB4ZmYgPDwgMjQpCj4+ICsjZGVmaW5lIFNF TklORjVfQ1NJMl9STFIyX0NPTjAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDRB NjAKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX1JMUjJfQ09OMF9STFIyX1BSQlNfUEFUVEVSTl9T RUxfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfUkxSMl9DT04wX1JMUjJfUFJCU19Q QVRURVJOX1NFTF9NQVNLICgweGZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9STFIy X0NPTjBfUkxSMl9QUkJTX1NFRURfMF9TSElGVCA4Cj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9S TFIyX0NPTjBfUkxSMl9QUkJTX1NFRURfMF9NQVNLICgweGZmIDw8IDgpCj4+ICsjZGVmaW5lIFNF TklORjVfQ1NJMl9STFIyX0NPTjBfUkxSMl9QUkJTX1NFRURfMV9TSElGVCAxNgo+PiArI2RlZmlu ZSBTRU5JTkY1X0NTSTJfUkxSMl9DT04wX1JMUjJfUFJCU19TRUVEXzFfTUFTSyAoMHhmZiA8PCAx NikKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX1JMUjJfQ09OMF9STFIyX1BSQlNfU0VFRF8yX1NI SUZUIDI0Cj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9STFIyX0NPTjBfUkxSMl9QUkJTX1NFRURf Ml9NQVNLICgweGZmIDw8IDI0KQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfUkxSX0NPTjAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHg0QTY0Cj4+ICsjZGVmaW5lIFNFTklORjVf Q1NJMl9STFJfQ09OMF9STFJOX1BSQlNfUEFUVEVSTl9TRUxfU0hJRlQgMAo+PiArI2RlZmluZSBT RU5JTkY1X0NTSTJfUkxSX0NPTjBfUkxSTl9QUkJTX1BBVFRFUk5fU0VMX01BU0sgKDB4ZmYgPDwg MCkKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX1JMUl9DT04wX1JMUk5fUFJCU19TRUVEXzBfU0hJ RlQgOAo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfUkxSX0NPTjBfUkxSTl9QUkJTX1NFRURfMF9N QVNLICgweGZmIDw8IDgpCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9STFJfQ09OMF9STFJOX1BS QlNfU0VFRF8xX1NISUZUIDE2Cj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9STFJfQ09OMF9STFJO X1BSQlNfU0VFRF8xX01BU0sgKDB4ZmYgPDwgMTYpCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9S TFJfQ09OMF9STFJOX1BSQlNfU0VFRF8yX1NISUZUIDI0Cj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJ Ml9STFJfQ09OMF9STFJOX1BSQlNfU0VFRF8yX01BU0sgKDB4ZmYgPDwgMjQpCj4+ICsjZGVmaW5l IFNFTklORjVfQ1NJMl9NVVhfQ09OICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAw eDRBNjgKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX01VWF9DT05fRFBIWV9SWF9FWFRFUk5BTF9F Tl9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9NVVhfQ09OX0RQSFlfUlhfRVhURVJO QUxfRU5fTUFTSyAoMHgxIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9NVVhfQ09OX0NQ SFlfVFhfRVhURVJOQUxfRU5fU0hJRlQgMQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfTVVYX0NP Tl9DUEhZX1RYX0VYVEVSTkFMX0VOX01BU0sgKDB4MSA8PCAxKQo+PiArI2RlZmluZSBTRU5JTkY1 X0NTSTJfTVVYX0NPTl9DUEhZX1JYX0VYVEVSTkFMX0VOX1NISUZUIDIKPj4gKyNkZWZpbmUgU0VO SU5GNV9DU0kyX01VWF9DT05fQ1BIWV9SWF9FWFRFUk5BTF9FTl9NQVNLICgweDEgPDwgMikKPj4g KyNkZWZpbmUgU0VOSU5GNV9DU0kyX01VWF9DT05fUkxSX1BBVFRFUk5fREVMQVlfRU5fU0hJRlQg Mwo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfTVVYX0NPTl9STFJfUEFUVEVSTl9ERUxBWV9FTl9N QVNLICgweDEgPDwgMykKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX01VWF9DT05fUE9TVF9QQUNL RVRfSUdOT1JFX0VOX1NISUZUIDQKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX01VWF9DT05fUE9T VF9QQUNLRVRfSUdOT1JFX0VOX01BU0sgKDB4MSA8PCA0KQo+PiArI2RlZmluZSBTRU5JTkY1X0NT STJfREVURUNUX0RCRzAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHg0QTZDCj4+ICsj ZGVmaW5lIFNFTklORjVfQ1NJMl9ERVRFQ1RfREJHMF9ERVRFQ1RfU1lOQ19MQU5FMF9TVF9TSElG VCAwCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9ERVRFQ1RfREJHMF9ERVRFQ1RfU1lOQ19MQU5F MF9TVF9NQVNLICgweDEgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0RFVEVDVF9EQkcw X0RFVEVDVF9FU0NBUEVfTEFORTBfU1RfU0hJRlQgMQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJf REVURUNUX0RCRzBfREVURUNUX0VTQ0FQRV9MQU5FMF9TVF9NQVNLICgweDEgPDwgMSkKPj4gKyNk ZWZpbmUgU0VOSU5GNV9DU0kyX0RFVEVDVF9EQkcwX0RFVEVDVF9QT1NUX0xBTkUwX1NUX1NISUZU IDIKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0RFVEVDVF9EQkcwX0RFVEVDVF9QT1NUX0xBTkUw X1NUX01BU0sgKDB4MSA8PCAyKQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfREVURUNUX0RCRzBf UE9TSVRJT05fU1lOQ19MQU5FMF9TVF9TSElGVCAzCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9E RVRFQ1RfREJHMF9QT1NJVElPTl9TWU5DX0xBTkUwX1NUX01BU0sgKDB4ZiA8PCAzKQo+PiArI2Rl ZmluZSBTRU5JTkY1X0NTSTJfREVURUNUX0RCRzBfUE9TSVRJT05fRVNDQVBFX0xBTkUwX1NUX1NI SUZUIDcKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0RFVEVDVF9EQkcwX1BPU0lUSU9OX0VTQ0FQ RV9MQU5FMF9TVF9NQVNLICgweGYgPDwgNykKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0RFVEVD VF9EQkcwX0RFVEVDVF9TWU5DX0xBTkUxX1NUX1NISUZUIDEyCj4+ICsjZGVmaW5lIFNFTklORjVf Q1NJMl9ERVRFQ1RfREJHMF9ERVRFQ1RfU1lOQ19MQU5FMV9TVF9NQVNLICgweDEgPDwgMTIpCj4+ ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9ERVRFQ1RfREJHMF9ERVRFQ1RfRVNDQVBFX0xBTkUxX1NU X1NISUZUIDEzCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9ERVRFQ1RfREJHMF9ERVRFQ1RfRVND QVBFX0xBTkUxX1NUX01BU0sgKDB4MSA8PCAxMykKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0RF VEVDVF9EQkcwX0RFVEVDVF9QT1NUX0xBTkUxX1NUX1NISUZUIDE0Cj4+ICsjZGVmaW5lIFNFTklO RjVfQ1NJMl9ERVRFQ1RfREJHMF9ERVRFQ1RfUE9TVF9MQU5FMV9TVF9NQVNLICgweDEgPDwgMTQp Cj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9ERVRFQ1RfREJHMF9QT1NJVElPTl9TWU5DX0xBTkUx X1NUX1NISUZUIDE1Cj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9ERVRFQ1RfREJHMF9QT1NJVElP Tl9TWU5DX0xBTkUxX1NUX01BU0sgKDB4ZiA8PCAxNSkKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0ky X0RFVEVDVF9EQkcwX1BPU0lUSU9OX0VTQ0FQRV9MQU5FMV9TVF9TSElGVCAxOQo+PiArI2RlZmlu ZSBTRU5JTkY1X0NTSTJfREVURUNUX0RCRzBfUE9TSVRJT05fRVNDQVBFX0xBTkUxX1NUX01BU0sg KDB4ZiA8PCAxOSkKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0RFVEVDVF9EQkcwX0RFVEVDVF9T WU5DX0xBTkUyX1NUX1NISUZUIDI0Cj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9ERVRFQ1RfREJH MF9ERVRFQ1RfU1lOQ19MQU5FMl9TVF9NQVNLICgweDEgPDwgMjQpCj4+ICsjZGVmaW5lIFNFTklO RjVfQ1NJMl9ERVRFQ1RfREJHMF9ERVRFQ1RfRVNDQVBFX0xBTkUyX1NUX1NISUZUIDI1Cj4+ICsj ZGVmaW5lIFNFTklORjVfQ1NJMl9ERVRFQ1RfREJHMF9ERVRFQ1RfRVNDQVBFX0xBTkUyX1NUX01B U0sgKDB4MSA8PCAyNSkKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0RFVEVDVF9EQkcwX0RFVEVD VF9QT1NUX0xBTkUyX1NUX1NISUZUIDI2Cj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9ERVRFQ1Rf REJHMF9ERVRFQ1RfUE9TVF9MQU5FMl9TVF9NQVNLICgweDEgPDwgMjYpCj4+ICsjZGVmaW5lIFNF TklORjVfQ1NJMl9ERVRFQ1RfREJHMF9QT1NJVElPTl9TWU5DX0xBTkUyX1NUX1NISUZUIDI3Cj4+ ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9ERVRFQ1RfREJHMF9QT1NJVElPTl9TWU5DX0xBTkUyX1NU X01BU0sgKDB4ZiA8PCAyNykKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0RFVEVDVF9EQkcxICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4NEE3MAo+PiArI2RlZmluZSBTRU5JTkY1X0NT STJfREVURUNUX0RCRzFfUE9TSVRJT05fRVNDQVBFX0xBTkUyX1NUX1NISUZUIDAKPj4gKyNkZWZp bmUgU0VOSU5GNV9DU0kyX0RFVEVDVF9EQkcxX1BPU0lUSU9OX0VTQ0FQRV9MQU5FMl9TVF9NQVNL ICgweGYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX1JFU1lOQ19NRVJHRV9DVEwgICAg ICAgICAgICAgICAgICAgICAgICAgIDB4NEE3NAo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfUkVT WU5DX01FUkdFX0NUTF9DUEhZX0xBTkVfUkVTWU5DX0NOVF9TSElGVCAwCj4+ICsjZGVmaW5lIFNF TklORjVfQ1NJMl9SRVNZTkNfTUVSR0VfQ1RMX0NQSFlfTEFORV9SRVNZTkNfQ05UX01BU0sgKDB4 NyA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfUkVTWU5DX01FUkdFX0NUTF9MQU5FX1JF U1lOQ19GTFVTSF9FTl9TSElGVCA4Cj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9SRVNZTkNfTUVS R0VfQ1RMX0xBTkVfUkVTWU5DX0ZMVVNIX0VOX01BU0sgKDB4MSA8PCA4KQo+PiArI2RlZmluZSBT RU5JTkY1X0NTSTJfUkVTWU5DX01FUkdFX0NUTF9MQU5FX1JFU1lOQ19EQVRBT1VUX09QVElPTl9T SElGVCA5Cj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9SRVNZTkNfTUVSR0VfQ1RMX0xBTkVfUkVT WU5DX0RBVEFPVVRfT1BUSU9OX01BU0sgXAo+PiArKDB4MSA8PCA5KQo+PiArI2RlZmluZSBTRU5J TkY1X0NTSTJfUkVTWU5DX01FUkdFX0NUTF9CWVBBU1NfTEFORV9SRVNZTkNfU0hJRlQgMTAKPj4g KyNkZWZpbmUgU0VOSU5GNV9DU0kyX1JFU1lOQ19NRVJHRV9DVExfQllQQVNTX0xBTkVfUkVTWU5D X01BU0sgKDB4MSA8PCAxMCkKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX1JFU1lOQ19NRVJHRV9D VExfQ0RQSFlfU0VMX1NISUZUIDExCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9SRVNZTkNfTUVS R0VfQ1RMX0NEUEhZX1NFTF9NQVNLICgweDEgPDwgMTEpCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJ Ml9DVFJMX1RSSU9fTVVYICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDRBNzgKPj4gKyNk ZWZpbmUgU0VOSU5GNV9DU0kyX0NUUkxfVFJJT19NVVhfVFJJTzBfTVVYX1NISUZUIDAKPj4gKyNk ZWZpbmUgU0VOSU5GNV9DU0kyX0NUUkxfVFJJT19NVVhfVFJJTzBfTVVYX01BU0sgKDB4NyA8PCAw KQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfQ1RSTF9UUklPX01VWF9UUklPMV9NVVhfU0hJRlQg Mwo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfQ1RSTF9UUklPX01VWF9UUklPMV9NVVhfTUFTSyAo MHg3IDw8IDMpCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9DVFJMX1RSSU9fTVVYX1RSSU8yX01V WF9TSElGVCA2Cj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9DVFJMX1RSSU9fTVVYX1RSSU8yX01V WF9NQVNLICgweDcgPDwgNikKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0NUUkxfVFJJT19NVVhf VFJJTzNfTVVYX1NISUZUIDkKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0NUUkxfVFJJT19NVVhf VFJJTzNfTVVYX01BU0sgKDB4NyA8PCA5KQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfQ1RSTF9U UklPX0NPTiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHg0QTdDCj4+ICsjZGVmaW5lIFNF TklORjVfQ1NJMl9DVFJMX1RSSU9fQ09OX1RSSU8wX0xQUlhfRU5fU0hJRlQgMAo+PiArI2RlZmlu ZSBTRU5JTkY1X0NTSTJfQ1RSTF9UUklPX0NPTl9UUklPMF9MUFJYX0VOX01BU0sgKDB4MSA8PCAw KQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfQ1RSTF9UUklPX0NPTl9UUklPMF9IU1JYX0VOX1NI SUZUIDEKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0NUUkxfVFJJT19DT05fVFJJTzBfSFNSWF9F Tl9NQVNLICgweDEgPDwgMSkKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0NUUkxfVFJJT19DT05f VFJJTzFfTFBSWF9FTl9TSElGVCAyCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9DVFJMX1RSSU9f Q09OX1RSSU8xX0xQUlhfRU5fTUFTSyAoMHgxIDw8IDIpCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJ Ml9DVFJMX1RSSU9fQ09OX1RSSU8xX0hTUlhfRU5fU0hJRlQgMwo+PiArI2RlZmluZSBTRU5JTkY1 X0NTSTJfQ1RSTF9UUklPX0NPTl9UUklPMV9IU1JYX0VOX01BU0sgKDB4MSA8PCAzKQo+PiArI2Rl ZmluZSBTRU5JTkY1X0NTSTJfQ1RSTF9UUklPX0NPTl9UUklPMl9MUFJYX0VOX1NISUZUIDQKPj4g KyNkZWZpbmUgU0VOSU5GNV9DU0kyX0NUUkxfVFJJT19DT05fVFJJTzJfTFBSWF9FTl9NQVNLICgw eDEgPDwgNCkKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0NUUkxfVFJJT19DT05fVFJJTzJfSFNS WF9FTl9TSElGVCA1Cj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9DVFJMX1RSSU9fQ09OX1RSSU8y X0hTUlhfRU5fTUFTSyAoMHgxIDw8IDUpCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9DVFJMX1RS SU9fQ09OX1RSSU8zX0xQUlhfRU5fU0hJRlQgNgo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfQ1RS TF9UUklPX0NPTl9UUklPM19MUFJYX0VOX01BU0sgKDB4MSA8PCA2KQo+PiArI2RlZmluZSBTRU5J TkY1X0NTSTJfQ1RSTF9UUklPX0NPTl9UUklPM19IU1JYX0VOX1NISUZUIDcKPj4gKyNkZWZpbmUg U0VOSU5GNV9DU0kyX0NUUkxfVFJJT19DT05fVFJJTzNfSFNSWF9FTl9NQVNLICgweDEgPDwgNykK Pj4gKyNkZWZpbmUgU0VOSU5GNV9GSVhfQUREUl9DUEhZMF9EQkcgICAgICAgICAgICAgICAgICAg ICAgICAgICAgIDB4NEE4MAo+PiArI2RlZmluZSBTRU5JTkY1X0ZJWF9BRERSX0NQSFkwX0RCR19F UlJPUl9DT1VOVF9DUEhZMF9TSElGVCAxNgo+PiArI2RlZmluZSBTRU5JTkY1X0ZJWF9BRERSX0NQ SFkwX0RCR19FUlJPUl9DT1VOVF9DUEhZMF9NQVNLICgweGZmIDw8IDE2KQo+PiArI2RlZmluZSBT RU5JTkY1X0ZJWF9BRERSX0NQSFkwX0RCR19XT1JEX0NPVU5UX09WRVJfRkxPQVRfQ1BIWTBfU0hJ RlQgMjQKPj4gKyNkZWZpbmUgU0VOSU5GNV9GSVhfQUREUl9DUEhZMF9EQkdfV09SRF9DT1VOVF9P VkVSX0ZMT0FUX0NQSFkwX01BU0sgKDB4MSA8PCAyNCkKPj4gKyNkZWZpbmUgU0VOSU5GNV9GSVhf QUREUl9DUEhZMV9EQkcgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4NEE4NAo+PiArI2Rl ZmluZSBTRU5JTkY1X0ZJWF9BRERSX0NQSFkxX0RCR19FUlJPUl9DT1VOVF9DUEhZMV9TSElGVCAx Ngo+PiArI2RlZmluZSBTRU5JTkY1X0ZJWF9BRERSX0NQSFkxX0RCR19FUlJPUl9DT1VOVF9DUEhZ MV9NQVNLICgweGZmIDw8IDE2KQo+PiArI2RlZmluZSBTRU5JTkY1X0ZJWF9BRERSX0NQSFkxX0RC R19XT1JEX0NPVU5UX09WRVJfRkxPQVRfQ1BIWTFfU0hJRlQgMjQKPj4gKyNkZWZpbmUgU0VOSU5G NV9GSVhfQUREUl9DUEhZMV9EQkdfV09SRF9DT1VOVF9PVkVSX0ZMT0FUX0NQSFkxX01BU0sgKDB4 MSA8PCAyNCkKPj4gKyNkZWZpbmUgU0VOSU5GNV9GSVhfQUREUl9DUEhZMl9EQkcgICAgICAgICAg ICAgICAgICAgICAgICAgICAgIDB4NEE4OAo+PiArI2RlZmluZSBTRU5JTkY1X0ZJWF9BRERSX0NQ SFkyX0RCR19FUlJPUl9DT1VOVF9DUEhZMl9TSElGVCAxNgo+PiArI2RlZmluZSBTRU5JTkY1X0ZJ WF9BRERSX0NQSFkyX0RCR19FUlJPUl9DT1VOVF9DUEhZMl9NQVNLICgweGZmIDw8IDE2KQo+PiAr I2RlZmluZSBTRU5JTkY1X0ZJWF9BRERSX0NQSFkyX0RCR19XT1JEX0NPVU5UX09WRVJfRkxPQVRf Q1BIWTJfU0hJRlQgMjQKPj4gKyNkZWZpbmUgU0VOSU5GNV9GSVhfQUREUl9DUEhZMl9EQkdfV09S RF9DT1VOVF9PVkVSX0ZMT0FUX0NQSFkyX01BU0sgKDB4MSA8PCAyNCkKPj4gKyNkZWZpbmUgU0VO SU5GNV9GSVhfQUREUl9EQkcgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4NEE4 Qwo+PiArI2RlZmluZSBTRU5JTkY1X0ZJWF9BRERSX0RCR19FUlJPUl9DT1VOVF9TSElGVCAxNgo+ PiArI2RlZmluZSBTRU5JTkY1X0ZJWF9BRERSX0RCR19FUlJPUl9DT1VOVF9NQVNLICAoMHhmZiA8 PCAxNikKPj4gKyNkZWZpbmUgU0VOSU5GNV9GSVhfQUREUl9EQkdfV09SRF9DT1VOVF9PVkVSX0ZM T0FUX1NISUZUIDI0Cj4+ICsjZGVmaW5lIFNFTklORjVfRklYX0FERFJfREJHX1dPUkRfQ09VTlRf T1ZFUl9GTE9BVF9NQVNLICgweDEgPDwgMjQpCj4+ICsjZGVmaW5lIFNFTklORjVfV0lSRV9TVEFU RV9ERUNPREVfQ1BIWTBfREJHMCAgICAgICAgICAgICAgICAgICAweDRBOTAKPj4gKyNkZWZpbmUg U0VOSU5GNV9XSVJFX1NUQVRFX0RFQ09ERV9DUEhZMF9EQkcwX1NZTUJPTF9TVFJFQU0wX0NQSFkw X1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GNV9XSVJFX1NUQVRFX0RFQ09ERV9DUEhZMF9EQkcw X1NZTUJPTF9TVFJFQU0wX0NQSFkwX01BU0sgXAo+PiArKDB4ZmZmZmZmZmYgPDwgMCkKPj4gKyNk ZWZpbmUgU0VOSU5GNV9XSVJFX1NUQVRFX0RFQ09ERV9DUEhZMF9EQkcxICAgICAgICAgICAgICAg ICAgIDB4NEE5NAo+PiArI2RlZmluZSBTRU5JTkY1X1dJUkVfU1RBVEVfREVDT0RFX0NQSFkwX0RC RzFfU1lNQk9MX1NUUkVBTTFfQ1BIWTBfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkY1X1dJUkVf U1RBVEVfREVDT0RFX0NQSFkwX0RCRzFfU1lNQk9MX1NUUkVBTTFfQ1BIWTBfTUFTSyBcCj4+ICso MHgzZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GNV9XSVJFX1NUQVRFX0RFQ09ERV9DUEhZMF9E QkcxX1NZTUJPTF9TVFJFQU1fVkFMSURfQ1BIWTBfU0hJRlQgMTAKPj4gKyNkZWZpbmUgU0VOSU5G NV9XSVJFX1NUQVRFX0RFQ09ERV9DUEhZMF9EQkcxX1NZTUJPTF9TVFJFQU1fVkFMSURfQ1BIWTBf TUFTSyBcCj4+ICsoMHgxIDw8IDEwKQo+PiArI2RlZmluZSBTRU5JTkY1X1dJUkVfU1RBVEVfREVD T0RFX0NQSFkxX0RCRzAgICAgICAgICAgICAgICAgICAgMHg0QTk4Cj4+ICsjZGVmaW5lIFNFTklO RjVfV0lSRV9TVEFURV9ERUNPREVfQ1BIWTFfREJHMF9TWU1CT0xfU1RSRUFNMF9DUEhZMV9TSElG VCAwCj4+ICsjZGVmaW5lIFNFTklORjVfV0lSRV9TVEFURV9ERUNPREVfQ1BIWTFfREJHMF9TWU1C T0xfU1RSRUFNMF9DUEhZMV9NQVNLIFwKPj4gKygweGZmZmZmZmZmIDw8IDApCj4+ICsjZGVmaW5l IFNFTklORjVfV0lSRV9TVEFURV9ERUNPREVfQ1BIWTFfREJHMSAgICAgICAgICAgICAgICAgICAw eDRBOUMKPj4gKyNkZWZpbmUgU0VOSU5GNV9XSVJFX1NUQVRFX0RFQ09ERV9DUEhZMV9EQkcxX1NZ TUJPTF9TVFJFQU0xX0NQSFkxX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GNV9XSVJFX1NUQVRF X0RFQ09ERV9DUEhZMV9EQkcxX1NZTUJPTF9TVFJFQU0xX0NQSFkxX01BU0sgXAo+PiArKDB4M2Zm IDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjVfV0lSRV9TVEFURV9ERUNPREVfQ1BIWTFfREJHMV9T WU1CT0xfU1RSRUFNX1ZBTElEX0NQSFkxX1NISUZUIDEwCj4+ICsjZGVmaW5lIFNFTklORjVfV0lS RV9TVEFURV9ERUNPREVfQ1BIWTFfREJHMV9TWU1CT0xfU1RSRUFNX1ZBTElEX0NQSFkxX01BU0sg XAo+PiArKDB4MSA8PCAxMCkKPj4gKyNkZWZpbmUgU0VOSU5GNV9XSVJFX1NUQVRFX0RFQ09ERV9D UEhZMl9EQkcwICAgICAgICAgICAgICAgICAgIDB4NEFBMAo+PiArI2RlZmluZSBTRU5JTkY1X1dJ UkVfU1RBVEVfREVDT0RFX0NQSFkyX0RCRzBfU1lNQk9MX1NUUkVBTTBfQ1BIWTJfU0hJRlQgMAo+ PiArI2RlZmluZSBTRU5JTkY1X1dJUkVfU1RBVEVfREVDT0RFX0NQSFkyX0RCRzBfU1lNQk9MX1NU UkVBTTBfQ1BIWTJfTUFTSyBcCj4+ICsoMHhmZmZmZmZmZiA8PCAwKQo+PiArI2RlZmluZSBTRU5J TkY1X1dJUkVfU1RBVEVfREVDT0RFX0NQSFkyX0RCRzEgICAgICAgICAgICAgICAgICAgMHg0QUE0 Cj4+ICsjZGVmaW5lIFNFTklORjVfV0lSRV9TVEFURV9ERUNPREVfQ1BIWTJfREJHMV9TWU1CT0xf U1RSRUFNMV9DUEhZMl9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjVfV0lSRV9TVEFURV9ERUNP REVfQ1BIWTJfREJHMV9TWU1CT0xfU1RSRUFNMV9DUEhZMl9NQVNLIFwKPj4gKygweDNmZiA8PCAw KQo+PiArI2RlZmluZSBTRU5JTkY1X1dJUkVfU1RBVEVfREVDT0RFX0NQSFkyX0RCRzFfU1lNQk9M X1NUUkVBTV9WQUxJRF9DUEhZMl9TSElGVCAxMAo+PiArI2RlZmluZSBTRU5JTkY1X1dJUkVfU1RB VEVfREVDT0RFX0NQSFkyX0RCRzFfU1lNQk9MX1NUUkVBTV9WQUxJRF9DUEhZMl9NQVNLIFwKPj4g KygweDEgPDwgMTApCj4+ICsjZGVmaW5lIFNFTklORjVfU1lOQ19SRVNZTkNfQ1RMICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAweDRBQTgKPj4gKyNkZWZpbmUgU0VOSU5GNV9TWU5DX1JF U1lOQ19DVExfU1lOQ19ERVRFQ1RJT05fU0VMX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GNV9T WU5DX1JFU1lOQ19DVExfU1lOQ19ERVRFQ1RJT05fU0VMX01BU0sgKDB4NyA8PCAwKQo+PiArI2Rl ZmluZSBTRU5JTkY1X1NZTkNfUkVTWU5DX0NUTF9GTFVTSF9WQUxJRF9TSElGVCAzCj4+ICsjZGVm aW5lIFNFTklORjVfU1lOQ19SRVNZTkNfQ1RMX0ZMVVNIX1ZBTElEX01BU0sgKDB4MSA8PCAzKQo+ PiArI2RlZmluZSBTRU5JTkY1X1BPU1RfREVURUNUX0NUTCAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgMHg0QUFDCj4+ICsjZGVmaW5lIFNFTklORjVfUE9TVF9ERVRFQ1RfQ1RMX1BPU1Rf REVURUNUX0RJU0FCTEVfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkY1X1BPU1RfREVURUNUX0NU TF9QT1NUX0RFVEVDVF9ESVNBQkxFX01BU0sgKDB4MSA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkY1 X1BPU1RfREVURUNUX0NUTF9QT1NUX0VOX1NISUZUICAxCj4+ICsjZGVmaW5lIFNFTklORjVfUE9T VF9ERVRFQ1RfQ1RMX1BPU1RfRU5fTUFTSyAgICgweDEgPDwgMSkKPj4gKyNkZWZpbmUgU0VOSU5G NV9XSVJFX1NUQVRFX0RFQ09ERV9DT05GSUcgICAgICAgICAgICAgICAgICAgICAgIDB4NEFCMAo+ PiArI2RlZmluZSBTRU5JTkY1X1dJUkVfU1RBVEVfREVDT0RFX0NPTkZJR19JTklUX1NUQVRFX0RF Q09ERV9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjVfV0lSRV9TVEFURV9ERUNPREVfQ09ORklH X0lOSVRfU1RBVEVfREVDT0RFX01BU0sgKDB4NyA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkY1X0NT STJfQ1BIWV9MTlJEX0ZTTSAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHg0QUI0Cj4+ICsj ZGVmaW5lIFNFTklORjVfQ1NJMl9DUEhZX0xOUkRfRlNNX1RSSU8wX1JYX0ZTTV9TSElGVCA4Cj4+ ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9DUEhZX0xOUkRfRlNNX1RSSU8wX1JYX0ZTTV9NQVNLICgw eDdmIDw8IDgpCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9DUEhZX0xOUkRfRlNNX1RSSU8xX1JY X0ZTTV9TSElGVCAxNgo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfQ1BIWV9MTlJEX0ZTTV9UUklP MV9SWF9GU01fTUFTSyAoMHg3ZiA8PCAxNikKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0NQSFlf TE5SRF9GU01fVFJJTzJfUlhfRlNNX1NISUZUIDI0Cj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9D UEhZX0xOUkRfRlNNX1RSSU8yX1JYX0ZTTV9NQVNLICgweDdmIDw8IDI0KQo+PiArI2RlZmluZSBT RU5JTkY1X0ZJWF9BRERSX0NQSFkwX0RCRzAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHg0 QUI4Cj4+ICsjZGVmaW5lIFNFTklORjVfRklYX0FERFJfQ1BIWTBfREJHMF9XT1JEX0NPVU5UX0NQ SFkwX0RCRzBfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkY1X0ZJWF9BRERSX0NQSFkwX0RCRzBf V09SRF9DT1VOVF9DUEhZMF9EQkcwX01BU0sgKDB4ZmZmZmZmZmYgPDwgMCkKPj4gKyNkZWZpbmUg U0VOSU5GNV9GSVhfQUREUl9DUEhZMF9EQkcxICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4 NEFCQwo+PiArI2RlZmluZSBTRU5JTkY1X0ZJWF9BRERSX0NQSFkwX0RCRzFfV09SRF9DT1VOVF9D UEhZMF9EQkcxX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GNV9GSVhfQUREUl9DUEhZMF9EQkcx X1dPUkRfQ09VTlRfQ1BIWTBfREJHMV9NQVNLICgweGZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VO SU5GNV9GSVhfQUREUl9DUEhZMF9EQkcxX0VSUk9SX1JFQ09SRF9DUEhZMF9EQkcwX1NISUZUIDE2 Cj4+ICsjZGVmaW5lIFNFTklORjVfRklYX0FERFJfQ1BIWTBfREJHMV9FUlJPUl9SRUNPUkRfQ1BI WTBfREJHMF9NQVNLICgweGZmZmYgPDwgMTYpCj4+ICsjZGVmaW5lIFNFTklORjVfRklYX0FERFJf Q1BIWTBfREJHMiAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDRBQzAKPj4gKyNkZWZpbmUg U0VOSU5GNV9GSVhfQUREUl9DUEhZMF9EQkcyX0VSUk9SX1JFQ09SRF9DUEhZMF9EQkcxX1NISUZU IDAKPj4gKyNkZWZpbmUgU0VOSU5GNV9GSVhfQUREUl9DUEhZMF9EQkcyX0VSUk9SX1JFQ09SRF9D UEhZMF9EQkcxX01BU0sgXAo+PiArKDB4ZmZmZmZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5G NV9GSVhfQUREUl9DUEhZMV9EQkcwICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4NEFDNAo+ PiArI2RlZmluZSBTRU5JTkY1X0ZJWF9BRERSX0NQSFkxX0RCRzBfV09SRF9DT1VOVF9DUEhZMV9E QkcwX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GNV9GSVhfQUREUl9DUEhZMV9EQkcwX1dPUkRf Q09VTlRfQ1BIWTFfREJHMF9NQVNLICgweGZmZmZmZmZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklO RjVfRklYX0FERFJfQ1BIWTFfREJHMSAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDRBQzgK Pj4gKyNkZWZpbmUgU0VOSU5GNV9GSVhfQUREUl9DUEhZMV9EQkcxX1dPUkRfQ09VTlRfQ1BIWTFf REJHMV9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjVfRklYX0FERFJfQ1BIWTFfREJHMV9XT1JE X0NPVU5UX0NQSFkxX0RCRzFfTUFTSyAoMHhmZmZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjVf RklYX0FERFJfQ1BIWTFfREJHMV9FUlJPUl9SRUNPUkRfQ1BIWTFfREJHMF9TSElGVCAxNgo+PiAr I2RlZmluZSBTRU5JTkY1X0ZJWF9BRERSX0NQSFkxX0RCRzFfRVJST1JfUkVDT1JEX0NQSFkxX0RC RzBfTUFTSyAoMHhmZmZmIDw8IDE2KQo+PiArI2RlZmluZSBTRU5JTkY1X0ZJWF9BRERSX0NQSFkx X0RCRzIgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHg0QUNDCj4+ICsjZGVmaW5lIFNFTklO RjVfRklYX0FERFJfQ1BIWTFfREJHMl9FUlJPUl9SRUNPUkRfQ1BIWTFfREJHMV9TSElGVCAwCj4+ ICsjZGVmaW5lIFNFTklORjVfRklYX0FERFJfQ1BIWTFfREJHMl9FUlJPUl9SRUNPUkRfQ1BIWTFf REJHMV9NQVNLIFwKPj4gKygweGZmZmZmZmZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjVfRklY X0FERFJfQ1BIWTJfREJHMCAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDRBRDAKPj4gKyNk ZWZpbmUgU0VOSU5GNV9GSVhfQUREUl9DUEhZMl9EQkcwX1dPUkRfQ09VTlRfQ1BIWTJfREJHMF9T SElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjVfRklYX0FERFJfQ1BIWTJfREJHMF9XT1JEX0NPVU5U X0NQSFkyX0RCRzBfTUFTSyAoMHhmZmZmZmZmZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkY1X0ZJ WF9BRERSX0NQSFkyX0RCRzEgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHg0QUQ0Cj4+ICsj ZGVmaW5lIFNFTklORjVfRklYX0FERFJfQ1BIWTJfREJHMV9XT1JEX0NPVU5UX0NQSFkyX0RCRzFf U0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkY1X0ZJWF9BRERSX0NQSFkyX0RCRzFfV09SRF9DT1VO VF9DUEhZMl9EQkcxX01BU0sgKDB4ZmZmZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkY1X0ZJWF9B RERSX0NQSFkyX0RCRzFfRVJST1JfUkVDT1JEX0NQSFkyX0RCRzBfU0hJRlQgMTYKPj4gKyNkZWZp bmUgU0VOSU5GNV9GSVhfQUREUl9DUEhZMl9EQkcxX0VSUk9SX1JFQ09SRF9DUEhZMl9EQkcwX01B U0sgKDB4ZmZmZiA8PCAxNikKPj4gKyNkZWZpbmUgU0VOSU5GNV9GSVhfQUREUl9DUEhZMl9EQkcy ICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4NEFEOAo+PiArI2RlZmluZSBTRU5JTkY1X0ZJ WF9BRERSX0NQSFkyX0RCRzJfRVJST1JfUkVDT1JEX0NQSFkyX0RCRzFfU0hJRlQgMAo+PiArI2Rl ZmluZSBTRU5JTkY1X0ZJWF9BRERSX0NQSFkyX0RCRzJfRVJST1JfUkVDT1JEX0NQSFkyX0RCRzFf TUFTSyBcCj4+ICsoMHhmZmZmZmZmZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkY1X0ZJWF9BRERS X0RCRzAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHg0QURDCj4+ICsjZGVmaW5l IFNFTklORjVfRklYX0FERFJfREJHMF9XT1JEX0NPVU5UX0RCRzBfU0hJRlQgMAo+PiArI2RlZmlu ZSBTRU5JTkY1X0ZJWF9BRERSX0RCRzBfV09SRF9DT1VOVF9EQkcwX01BU0sgKDB4ZmZmZmZmZmYg PDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GNV9GSVhfQUREUl9EQkcxICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgIDB4NEFFMAo+PiArI2RlZmluZSBTRU5JTkY1X0ZJWF9BRERSX0RCRzFf V09SRF9DT1VOVF9EQkcxX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GNV9GSVhfQUREUl9EQkcx X1dPUkRfQ09VTlRfREJHMV9NQVNLICgweGZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GNV9G SVhfQUREUl9EQkcxX0VSUk9SX1JFQ09SRF9EQkcwX1NISUZUIDE2Cj4+ICsjZGVmaW5lIFNFTklO RjVfRklYX0FERFJfREJHMV9FUlJPUl9SRUNPUkRfREJHMF9NQVNLICgweGZmZmYgPDwgMTYpCj4+ ICsjZGVmaW5lIFNFTklORjVfRklYX0FERFJfREJHMiAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAweDRBRTQKPj4gKyNkZWZpbmUgU0VOSU5GNV9GSVhfQUREUl9EQkcyX0VSUk9SX1JF Q09SRF9EQkcxX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GNV9GSVhfQUREUl9EQkcyX0VSUk9S X1JFQ09SRF9EQkcxX01BU0sgKDB4ZmZmZmZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GNV9D U0kyX01PREUgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4NEFFOAo+PiAr I2RlZmluZSBTRU5JTkY1X0NTSTJfTU9ERV9DU1JfQ1NJMl9NT0RFX1NISUZUICAwCj4+ICsjZGVm aW5lIFNFTklORjVfQ1NJMl9NT0RFX0NTUl9DU0kyX01PREVfTUFTSyAgICgweGZmIDw8IDApCj4+ ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9NT0RFX0NTUl9DU0kyX0hFQURFUl9MRU5fU0hJRlQgOAo+ PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfTU9ERV9DU1JfQ1NJMl9IRUFERVJfTEVOX01BU0sgKDB4 NyA8PCA4KQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfTU9ERV9DU1JfQ1BIWV9ESV9QT1NfU0hJ RlQgMTYKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX01PREVfQ1NSX0NQSFlfRElfUE9TX01BU0sg KDB4ZmYgPDwgMTYpCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9NT0RFX0NTUl9DUEhZX1dDX1BP U19TSElGVCAyNAo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfTU9ERV9DU1JfQ1BIWV9XQ19QT1Nf TUFTSyAoMHhmZiA8PCAyNCkKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0RJX0VYVCAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4NEFGMAo+PiArI2RlZmluZSBTRU5JTkY1X0NT STJfRElfRVhUX1ZDNF9TSElGVCAgICAgICAgICAwCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9E SV9FWFRfVkM0X01BU0sgICAgICAgICAgICgweDMgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GNV9D U0kyX0RJX0VYVF9EVDRfU0hJRlQgICAgICAgICAgMgo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJf RElfRVhUX0RUNF9NQVNLICAgICAgICAgICAoMHgzZiA8PCAyKQo+PiArI2RlZmluZSBTRU5JTkY1 X0NTSTJfRElfRVhUX1ZDNV9TSElGVCAgICAgICAgICA4Cj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJ Ml9ESV9FWFRfVkM1X01BU0sgICAgICAgICAgICgweDMgPDwgOCkKPj4gKyNkZWZpbmUgU0VOSU5G NV9DU0kyX0RJX0VYVF9EVDVfU0hJRlQgICAgICAgICAgMTAKPj4gKyNkZWZpbmUgU0VOSU5GNV9D U0kyX0RJX0VYVF9EVDVfTUFTSyAgICAgICAgICAgKDB4M2YgPDwgMTApCj4+ICsjZGVmaW5lIFNF TklORjVfQ1NJMl9ESV9DVFJMX0VYVCAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDRB RjQKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0RJX0NUUkxfRVhUX1ZDNF9JTlRFUkxFQVZJTkdf U0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfRElfQ1RSTF9FWFRfVkM0X0lOVEVSTEVB VklOR19NQVNLICgweDEgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0RJX0NUUkxfRVhU X0RUNF9JTlRFUkxFQVZJTkdfU0hJRlQgMQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfRElfQ1RS TF9FWFRfRFQ0X0lOVEVSTEVBVklOR19NQVNLICgweDMgPDwgMSkKPj4gKyNkZWZpbmUgU0VOSU5G NV9DU0kyX0RJX0NUUkxfRVhUX1ZDNV9JTlRFUkxFQVZJTkdfU0hJRlQgOAo+PiArI2RlZmluZSBT RU5JTkY1X0NTSTJfRElfQ1RSTF9FWFRfVkM1X0lOVEVSTEVBVklOR19NQVNLICgweDEgPDwgOCkK Pj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0RJX0NUUkxfRVhUX0RUNV9JTlRFUkxFQVZJTkdfU0hJ RlQgOQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfRElfQ1RSTF9FWFRfRFQ1X0lOVEVSTEVBVklO R19NQVNLICgweDMgPDwgOSkKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0NQSFlfTE9PUEJBQ0sg ICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4NEFGOAo+PiArI2RlZmluZSBTRU5JTkY1X0NT STJfQ1BIWV9MT09QQkFDS19UUklHR0VSX1NZTkNfSU5JVF9TSElGVCAwCj4+ICsjZGVmaW5lIFNF TklORjVfQ1NJMl9DUEhZX0xPT1BCQUNLX1RSSUdHRVJfU1lOQ19JTklUX01BU0sgKDB4MSA8PCAw KQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfQ1BIWV9MT09QQkFDS19SRUxFQVNFX1NZTkNfSU5J VF9TSElGVCAxCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9DUEhZX0xPT1BCQUNLX1JFTEVBU0Vf U1lOQ19JTklUX01BU0sgKDB4MSA8PCAxKQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfUFJPR1NF UV8wICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHg0QjAwCj4+ICsjZGVmaW5lIFNF TklORjVfQ1NJMl9QUk9HU0VRXzBfUFJPR1NFUV9TMF9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklO RjVfQ1NJMl9QUk9HU0VRXzBfUFJPR1NFUV9TMF9NQVNLICgweDcgPDwgMCkKPj4gKyNkZWZpbmUg U0VOSU5GNV9DU0kyX1BST0dTRVFfMF9QUk9HU0VRX1MxX1NISUZUIDQKPj4gKyNkZWZpbmUgU0VO SU5GNV9DU0kyX1BST0dTRVFfMF9QUk9HU0VRX1MxX01BU0sgKDB4NyA8PCA0KQo+PiArI2RlZmlu ZSBTRU5JTkY1X0NTSTJfUFJPR1NFUV8wX1BST0dTRVFfUzJfU0hJRlQgOAo+PiArI2RlZmluZSBT RU5JTkY1X0NTSTJfUFJPR1NFUV8wX1BST0dTRVFfUzJfTUFTSyAoMHg3IDw8IDgpCj4+ICsjZGVm aW5lIFNFTklORjVfQ1NJMl9QUk9HU0VRXzBfUFJPR1NFUV9TM19TSElGVCAxMgo+PiArI2RlZmlu ZSBTRU5JTkY1X0NTSTJfUFJPR1NFUV8wX1BST0dTRVFfUzNfTUFTSyAoMHg3IDw8IDEyKQo+PiAr I2RlZmluZSBTRU5JTkY1X0NTSTJfUFJPR1NFUV8wX1BST0dTRVFfUzRfU0hJRlQgMTYKPj4gKyNk ZWZpbmUgU0VOSU5GNV9DU0kyX1BST0dTRVFfMF9QUk9HU0VRX1M0X01BU0sgKDB4NyA8PCAxNikK Pj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX1BST0dTRVFfMF9QUk9HU0VRX1M1X1NISUZUIDIwCj4+ ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9QUk9HU0VRXzBfUFJPR1NFUV9TNV9NQVNLICgweDcgPDwg MjApCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9QUk9HU0VRXzBfUFJPR1NFUV9TNl9TSElGVCAy NAo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfUFJPR1NFUV8wX1BST0dTRVFfUzZfTUFTSyAoMHg3 IDw8IDI0KQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfUFJPR1NFUV8wX1BST0dTRVFfUzdfU0hJ RlQgMjgKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX1BST0dTRVFfMF9QUk9HU0VRX1M3X01BU0sg KDB4NyA8PCAyOCkKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX1BST0dTRVFfMSAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgIDB4NEIwNAo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfUFJP R1NFUV8xX1BST0dTRVFfUzhfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfUFJPR1NF UV8xX1BST0dTRVFfUzhfTUFTSyAoMHg3IDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9Q Uk9HU0VRXzFfUFJPR1NFUV9TOV9TSElGVCA0Cj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9QUk9H U0VRXzFfUFJPR1NFUV9TOV9NQVNLICgweDcgPDwgNCkKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0ky X1BST0dTRVFfMV9QUk9HU0VRX1MxMF9TSElGVCA4Cj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9Q Uk9HU0VRXzFfUFJPR1NFUV9TMTBfTUFTSyAoMHg3IDw8IDgpCj4+ICsjZGVmaW5lIFNFTklORjVf Q1NJMl9QUk9HU0VRXzFfUFJPR1NFUV9TMTFfU0hJRlQgMTIKPj4gKyNkZWZpbmUgU0VOSU5GNV9D U0kyX1BST0dTRVFfMV9QUk9HU0VRX1MxMV9NQVNLICgweDcgPDwgMTIpCj4+ICsjZGVmaW5lIFNF TklORjVfQ1NJMl9QUk9HU0VRXzFfUFJPR1NFUV9TMTJfU0hJRlQgMTYKPj4gKyNkZWZpbmUgU0VO SU5GNV9DU0kyX1BST0dTRVFfMV9QUk9HU0VRX1MxMl9NQVNLICgweDcgPDwgMTYpCj4+ICsjZGVm aW5lIFNFTklORjVfQ1NJMl9QUk9HU0VRXzFfUFJPR1NFUV9TMTNfU0hJRlQgMjAKPj4gKyNkZWZp bmUgU0VOSU5GNV9DU0kyX1BST0dTRVFfMV9QUk9HU0VRX1MxM19NQVNLICgweDcgPDwgMjApCj4+ ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9JTlRfRU5fRVhUICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAweDRCMTAKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0lOVF9FTl9FWFRfRFBIWTBf UkVTWU5DX0ZJRk9fT1ZFUkZMT1dfU0hJRlQgMQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfSU5U X0VOX0VYVF9EUEhZMF9SRVNZTkNfRklGT19PVkVSRkxPV19NQVNLICgweDEgPDwgMSkKPj4gKyNk ZWZpbmUgU0VOSU5GNV9DU0kyX0lOVF9FTl9FWFRfRFBIWTFfUkVTWU5DX0ZJRk9fT1ZFUkZMT1df U0hJRlQgMgo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfSU5UX0VOX0VYVF9EUEhZMV9SRVNZTkNf RklGT19PVkVSRkxPV19NQVNLICgweDEgPDwgMikKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0lO VF9FTl9FWFRfRFBIWTJfUkVTWU5DX0ZJRk9fT1ZFUkZMT1dfU0hJRlQgMwo+PiArI2RlZmluZSBT RU5JTkY1X0NTSTJfSU5UX0VOX0VYVF9EUEhZMl9SRVNZTkNfRklGT19PVkVSRkxPV19NQVNLICgw eDEgPDwgMykKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0lOVF9FTl9FWFRfRFBIWTNfUkVTWU5D X0ZJRk9fT1ZFUkZMT1dfU0hJRlQgNAo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfSU5UX0VOX0VY VF9EUEhZM19SRVNZTkNfRklGT19PVkVSRkxPV19NQVNLICgweDEgPDwgNCkKPj4gKyNkZWZpbmUg U0VOSU5GNV9DU0kyX0lOVF9FTl9FWFRfRVJSX1NPVF9TWU5DX0hTX1RSSU8wX1NISUZUIDgKPj4g KyNkZWZpbmUgU0VOSU5GNV9DU0kyX0lOVF9FTl9FWFRfRVJSX1NPVF9TWU5DX0hTX1RSSU8wX01B U0sgKDB4MSA8PCA4KQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfSU5UX0VOX0VYVF9FUlJfU09U X1NZTkNfSFNfVFJJTzFfU0hJRlQgOQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfSU5UX0VOX0VY VF9FUlJfU09UX1NZTkNfSFNfVFJJTzFfTUFTSyAoMHgxIDw8IDkpCj4+ICsjZGVmaW5lIFNFTklO RjVfQ1NJMl9JTlRfRU5fRVhUX0VSUl9TT1RfU1lOQ19IU19UUklPMl9TSElGVCAxMAo+PiArI2Rl ZmluZSBTRU5JTkY1X0NTSTJfSU5UX0VOX0VYVF9FUlJfU09UX1NZTkNfSFNfVFJJTzJfTUFTSyAo MHgxIDw8IDEwKQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfSU5UX0VOX0VYVF9FUlJfU09UX1NZ TkNfSFNfVFJJTzNfU0hJRlQgMTEKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0lOVF9FTl9FWFRf RVJSX1NPVF9TWU5DX0hTX1RSSU8zX01BU0sgKDB4MSA8PCAxMSkKPj4gKyNkZWZpbmUgU0VOSU5G NV9DU0kyX0lOVF9FTl9FWFRfSU5UX1dDTFJfRU5fU0hJRlQgMzEKPj4gKyNkZWZpbmUgU0VOSU5G NV9DU0kyX0lOVF9FTl9FWFRfSU5UX1dDTFJfRU5fTUFTSyAoMHgxIDw8IDMxKQo+PiArI2RlZmlu ZSBTRU5JTkY1X0NTSTJfSU5UX1NUQVRVU19FWFQgICAgICAgICAgICAgICAgICAgICAgICAgICAg MHg0QjE0Cj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9JTlRfU1RBVFVTX0VYVF9EUEhZMF9SRVNZ TkNfRklGT19PVkVSRkxPV19TVEFfU0hJRlQgMQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfSU5U X1NUQVRVU19FWFRfRFBIWTBfUkVTWU5DX0ZJRk9fT1ZFUkZMT1dfU1RBX01BU0sgXAo+PiArKDB4 MSA8PCAxKQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfSU5UX1NUQVRVU19FWFRfRFBIWTFfUkVT WU5DX0ZJRk9fT1ZFUkZMT1dfU1RBX1NISUZUIDIKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0lO VF9TVEFUVVNfRVhUX0RQSFkxX1JFU1lOQ19GSUZPX09WRVJGTE9XX1NUQV9NQVNLIFwKPj4gKygw eDEgPDwgMikKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0lOVF9TVEFUVVNfRVhUX0RQSFkyX1JF U1lOQ19GSUZPX09WRVJGTE9XX1NUQV9TSElGVCAzCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9J TlRfU1RBVFVTX0VYVF9EUEhZMl9SRVNZTkNfRklGT19PVkVSRkxPV19TVEFfTUFTSyBcCj4+ICso MHgxIDw8IDMpCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9JTlRfU1RBVFVTX0VYVF9EUEhZM19S RVNZTkNfRklGT19PVkVSRkxPV19TVEFfU0hJRlQgNAo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJf SU5UX1NUQVRVU19FWFRfRFBIWTNfUkVTWU5DX0ZJRk9fT1ZFUkZMT1dfU1RBX01BU0sgXAo+PiAr KDB4MSA8PCA0KQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfSU5UX1NUQVRVU19FWFRfRVJSX1NP VF9TWU5DX0hTX1RSSU8wX1NISUZUIDgKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0lOVF9TVEFU VVNfRVhUX0VSUl9TT1RfU1lOQ19IU19UUklPMF9NQVNLICgweDEgPDwgOCkKPj4gKyNkZWZpbmUg U0VOSU5GNV9DU0kyX0lOVF9TVEFUVVNfRVhUX0VSUl9TT1RfU1lOQ19IU19UUklPMV9TSElGVCA5 Cj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9JTlRfU1RBVFVTX0VYVF9FUlJfU09UX1NZTkNfSFNf VFJJTzFfTUFTSyAoMHgxIDw8IDkpCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9JTlRfU1RBVFVT X0VYVF9FUlJfU09UX1NZTkNfSFNfVFJJTzJfU0hJRlQgMTAKPj4gKyNkZWZpbmUgU0VOSU5GNV9D U0kyX0lOVF9TVEFUVVNfRVhUX0VSUl9TT1RfU1lOQ19IU19UUklPMl9NQVNLICgweDEgPDwgMTAp Cj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9JTlRfU1RBVFVTX0VYVF9FUlJfU09UX1NZTkNfSFNf VFJJTzNfU0hJRlQgMTEKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0lOVF9TVEFUVVNfRVhUX0VS Ul9TT1RfU1lOQ19IU19UUklPM19NQVNLICgweDEgPDwgMTEpCj4+ICsjZGVmaW5lIFNFTklORjVf Q1NJMl9DUEhZX0ZJWF9QT0lOVF9SU1QgICAgICAgICAgICAgICAgICAgICAgICAweDRCMTgKPj4g KyNkZWZpbmUgU0VOSU5GNV9DU0kyX0NQSFlfRklYX1BPSU5UX1JTVF9DUEhZX0ZJWF9QT0lOVF9S U1RfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfQ1BIWV9GSVhfUE9JTlRfUlNUX0NQ SFlfRklYX1BPSU5UX1JTVF9NQVNLICgweDEgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0ky X0NQSFlfRklYX1BPSU5UX1JTVF9DUEhZX0ZJWF9QT0lOVF9SU1RfTU9ERV9TSElGVCAxCj4+ICsj ZGVmaW5lIFNFTklORjVfQ1NJMl9DUEhZX0ZJWF9QT0lOVF9SU1RfQ1BIWV9GSVhfUE9JTlRfUlNU X01PREVfTUFTSyAoMHgxIDw8IDEpCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9STFIzX0NPTjAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDRCMUMKPj4gKyNkZWZpbmUgU0VOSU5G NV9DU0kyX1JMUjNfQ09OMF9STFIzX1BSQlNfUEFUVEVSTl9TRUxfU0hJRlQgMAo+PiArI2RlZmlu ZSBTRU5JTkY1X0NTSTJfUkxSM19DT04wX1JMUjNfUFJCU19QQVRURVJOX1NFTF9NQVNLICgweGZm IDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9STFIzX0NPTjBfUkxSM19QUkJTX1NFRURf MF9TSElGVCA4Cj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9STFIzX0NPTjBfUkxSM19QUkJTX1NF RURfMF9NQVNLICgweGZmIDw8IDgpCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9STFIzX0NPTjBf UkxSM19QUkJTX1NFRURfMV9TSElGVCAxNgo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfUkxSM19D T04wX1JMUjNfUFJCU19TRUVEXzFfTUFTSyAoMHhmZiA8PCAxNikKPj4gKyNkZWZpbmUgU0VOSU5G NV9DU0kyX1JMUjNfQ09OMF9STFIzX1BSQlNfU0VFRF8yX1NISUZUIDI0Cj4+ICsjZGVmaW5lIFNF TklORjVfQ1NJMl9STFIzX0NPTjBfUkxSM19QUkJTX1NFRURfMl9NQVNLICgweGZmIDw8IDI0KQo+ PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfRFBIWV9TWU5DICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgMHg0QjIwCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9EUEhZX1NZTkNfU1lOQ19T RVFfTUFTS18wX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0RQSFlfU1lOQ19TWU5D X1NFUV9NQVNLXzBfTUFTSyAoMHhmZmZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9E UEhZX1NZTkNfU1lOQ19TRVFfUEFUXzBfU0hJRlQgMTYKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0ky X0RQSFlfU1lOQ19TWU5DX1NFUV9QQVRfMF9NQVNLICgweGZmZmYgPDwgMTYpCj4+ICsjZGVmaW5l IFNFTklORjVfQ1NJMl9ERVNLRVdfU1lOQyAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAw eDRCMjQKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0RFU0tFV19TWU5DX1NZTkNfU0VRX01BU0tf MV9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9ERVNLRVdfU1lOQ19TWU5DX1NFUV9N QVNLXzFfTUFTSyAoMHhmZmZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9ERVNLRVdf U1lOQ19TWU5DX1NFUV9QQVRfMV9TSElGVCAxNgo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfREVT S0VXX1NZTkNfU1lOQ19TRVFfUEFUXzFfTUFTSyAoMHhmZmZmIDw8IDE2KQo+PiArI2RlZmluZSBT RU5JTkY1X0NTSTJfREVURUNUX0RCRzIgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHg0 QjI4Cj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9ERVRFQ1RfREJHMl9ERVRFQ1RfU1lOQ19MQU5F M19TVF9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9ERVRFQ1RfREJHMl9ERVRFQ1Rf U1lOQ19MQU5FM19TVF9NQVNLICgweDEgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0RF VEVDVF9EQkcyX0RFVEVDVF9FU0NBUEVfTEFORTNfU1RfU0hJRlQgMQo+PiArI2RlZmluZSBTRU5J TkY1X0NTSTJfREVURUNUX0RCRzJfREVURUNUX0VTQ0FQRV9MQU5FM19TVF9NQVNLICgweDEgPDwg MSkKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0RFVEVDVF9EQkcyX0RFVEVDVF9QT1NUX0xBTkUz X1NUX1NISUZUIDIKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0RFVEVDVF9EQkcyX0RFVEVDVF9Q T1NUX0xBTkUzX1NUX01BU0sgKDB4MSA8PCAyKQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfREVU RUNUX0RCRzJfUE9TSVRJT05fU1lOQ19MQU5FM19TVF9TSElGVCAzCj4+ICsjZGVmaW5lIFNFTklO RjVfQ1NJMl9ERVRFQ1RfREJHMl9QT1NJVElPTl9TWU5DX0xBTkUzX1NUX01BU0sgKDB4ZiA8PCAz KQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfREVURUNUX0RCRzJfUE9TSVRJT05fRVNDQVBFX0xB TkUzX1NUX1NISUZUIDcKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0RFVEVDVF9EQkcyX1BPU0lU SU9OX0VTQ0FQRV9MQU5FM19TVF9NQVNLICgweGYgPDwgNykKPj4gKyNkZWZpbmUgU0VOSU5GNV9G SVhfQUREUl9DUEhZM19EQkcwICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4NEIzMAo+PiAr I2RlZmluZSBTRU5JTkY1X0ZJWF9BRERSX0NQSFkzX0RCRzBfV09SRF9DT1VOVF9DUEhZM19EQkcw X1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GNV9GSVhfQUREUl9DUEhZM19EQkcwX1dPUkRfQ09V TlRfQ1BIWTNfREJHMF9NQVNLICgweGZmZmZmZmZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjVf RklYX0FERFJfQ1BIWTNfREJHMSAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDRCMzQKPj4g KyNkZWZpbmUgU0VOSU5GNV9GSVhfQUREUl9DUEhZM19EQkcxX1dPUkRfQ09VTlRfQ1BIWTNfREJH MV9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjVfRklYX0FERFJfQ1BIWTNfREJHMV9XT1JEX0NP VU5UX0NQSFkzX0RCRzFfTUFTSyAoMHhmZmZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjVfRklY X0FERFJfQ1BIWTNfREJHMV9FUlJPUl9SRUNPUkRfQ1BIWTNfREJHMF9TSElGVCAxNgo+PiArI2Rl ZmluZSBTRU5JTkY1X0ZJWF9BRERSX0NQSFkzX0RCRzFfRVJST1JfUkVDT1JEX0NQSFkzX0RCRzBf TUFTSyAoMHhmZmZmIDw8IDE2KQo+PiArI2RlZmluZSBTRU5JTkY1X0ZJWF9BRERSX0NQSFkzX0RC RzIgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHg0QjM4Cj4+ICsjZGVmaW5lIFNFTklORjVf RklYX0FERFJfQ1BIWTNfREJHMl9FUlJPUl9SRUNPUkRfQ1BIWTNfREJHMV9TSElGVCAwCj4+ICsj ZGVmaW5lIFNFTklORjVfRklYX0FERFJfQ1BIWTNfREJHMl9FUlJPUl9SRUNPUkRfQ1BIWTNfREJH MV9NQVNLIFwKPj4gKygweGZmZmZmZmZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9E SV9FWFRfMiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDRCM0MKPj4gKyNkZWZp bmUgU0VOSU5GNV9DU0kyX0RJX0VYVF8yX1ZDNl9TSElGVCAgICAgICAgMAo+PiArI2RlZmluZSBT RU5JTkY1X0NTSTJfRElfRVhUXzJfVkM2X01BU0sgICAgICAgICAoMHgzIDw8IDApCj4+ICsjZGVm aW5lIFNFTklORjVfQ1NJMl9ESV9FWFRfMl9EVDZfU0hJRlQgICAgICAgIDIKPj4gKyNkZWZpbmUg U0VOSU5GNV9DU0kyX0RJX0VYVF8yX0RUNl9NQVNLICAgICAgICAgKDB4M2YgPDwgMikKPj4gKyNk ZWZpbmUgU0VOSU5GNV9DU0kyX0RJX0VYVF8yX1ZDN19TSElGVCAgICAgICAgOAo+PiArI2RlZmlu ZSBTRU5JTkY1X0NTSTJfRElfRVhUXzJfVkM3X01BU0sgICAgICAgICAoMHgzIDw8IDgpCj4+ICsj ZGVmaW5lIFNFTklORjVfQ1NJMl9ESV9FWFRfMl9EVDdfU0hJRlQgICAgICAgIDEwCj4+ICsjZGVm aW5lIFNFTklORjVfQ1NJMl9ESV9FWFRfMl9EVDdfTUFTSyAgICAgICAgICgweDNmIDw8IDEwKQo+ PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfRElfQ1RSTF9FWFRfMiAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgMHg0QjQwCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9ESV9DVFJMX0VYVF8yX1ZD Nl9JTlRFUkxFQVZJTkdfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJfRElfQ1RSTF9F WFRfMl9WQzZfSU5URVJMRUFWSU5HX01BU0sgKDB4MSA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkY1 X0NTSTJfRElfQ1RSTF9FWFRfMl9EVDZfSU5URVJMRUFWSU5HX1NISUZUIDEKPj4gKyNkZWZpbmUg U0VOSU5GNV9DU0kyX0RJX0NUUkxfRVhUXzJfRFQ2X0lOVEVSTEVBVklOR19NQVNLICgweDMgPDwg MSkKPj4gKyNkZWZpbmUgU0VOSU5GNV9DU0kyX0RJX0NUUkxfRVhUXzJfVkM3X0lOVEVSTEVBVklO R19TSElGVCA4Cj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9ESV9DVFJMX0VYVF8yX1ZDN19JTlRF UkxFQVZJTkdfTUFTSyAoMHgxIDw8IDgpCj4+ICsjZGVmaW5lIFNFTklORjVfQ1NJMl9ESV9DVFJM X0VYVF8yX0RUN19JTlRFUkxFQVZJTkdfU0hJRlQgOQo+PiArI2RlZmluZSBTRU5JTkY1X0NTSTJf RElfQ1RSTF9FWFRfMl9EVDdfSU5URVJMRUFWSU5HX01BU0sgKDB4MyA8PCA5KQo+PiArI2RlZmlu ZSBTRU5JTkY1X1dJUkVfU1RBVEVfREVDT0RFX0NQSFkzX0RCRzAgICAgICAgICAgICAgICAgICAg MHg0QjQ0Cj4+ICsjZGVmaW5lIFNFTklORjVfV0lSRV9TVEFURV9ERUNPREVfQ1BIWTNfREJHMF9T WU1CT0xfU1RSRUFNMF9DUEhZM19TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjVfV0lSRV9TVEFU RV9ERUNPREVfQ1BIWTNfREJHMF9TWU1CT0xfU1RSRUFNMF9DUEhZM19NQVNLIFwKPj4gKygweGZm ZmZmZmZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjVfV0lSRV9TVEFURV9ERUNPREVfQ1BIWTNf REJHMSAgICAgICAgICAgICAgICAgICAweDRCNDgKPj4gKyNkZWZpbmUgU0VOSU5GNV9XSVJFX1NU QVRFX0RFQ09ERV9DUEhZM19EQkcxX1NZTUJPTF9TVFJFQU0xX0NQSFkzX1NISUZUIDAKPj4gKyNk ZWZpbmUgU0VOSU5GNV9XSVJFX1NUQVRFX0RFQ09ERV9DUEhZM19EQkcxX1NZTUJPTF9TVFJFQU0x X0NQSFkzX01BU0sgXAo+PiArKDB4M2ZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjVfV0lSRV9T VEFURV9ERUNPREVfQ1BIWTNfREJHMV9TWU1CT0xfU1RSRUFNX1ZBTElEX0NQSFkzX1NISUZUIDEw Cj4+ICsjZGVmaW5lIFNFTklORjVfV0lSRV9TVEFURV9ERUNPREVfQ1BIWTNfREJHMV9TWU1CT0xf U1RSRUFNX1ZBTElEX0NQSFkzX01BU0sgXAo+PiArKDB4MSA8PCAxMCkKPj4gKyNkZWZpbmUgU0VO SU5GNV9NVVhfQ1RSTCAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4NEQw MAo+PiArI2RlZmluZSBTRU5JTkY1X01VWF9DVFJMX1NFTklORl9NVVhfU1dfUlNUX1NISUZUIDAK Pj4gKyNkZWZpbmUgU0VOSU5GNV9NVVhfQ1RSTF9TRU5JTkZfTVVYX1NXX1JTVF9NQVNLICgweDEg PDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GNV9NVVhfQ1RSTF9TRU5JTkZfSVJRX1NXX1JTVF9TSElG VCAxCj4+ICsjZGVmaW5lIFNFTklORjVfTVVYX0NUUkxfU0VOSU5GX0lSUV9TV19SU1RfTUFTSyAo MHgxIDw8IDEpCj4+ICsjZGVmaW5lIFNFTklORjVfTVVYX0NUUkxfU0VOSU5GX01VWF9SRFlfTU9E RV9TSElGVCA0Cj4+ICsjZGVmaW5lIFNFTklORjVfTVVYX0NUUkxfU0VOSU5GX01VWF9SRFlfTU9E RV9NQVNLICgweDEgPDwgNCkKPj4gKyNkZWZpbmUgU0VOSU5GNV9NVVhfQ1RSTF9TRU5JTkZfTVVY X1JEWV9WQUxVRV9TSElGVCA1Cj4+ICsjZGVmaW5lIFNFTklORjVfTVVYX0NUUkxfU0VOSU5GX01V WF9SRFlfVkFMVUVfTUFTSyAoMHgxIDw8IDUpCj4+ICsjZGVmaW5lIFNFTklORjVfTVVYX0NUUkxf U0VOSU5GX0hTWU5DX01BU0tfU0hJRlQgNwo+PiArI2RlZmluZSBTRU5JTkY1X01VWF9DVFJMX1NF TklORl9IU1lOQ19NQVNLX01BU0sgKDB4MSA8PCA3KQo+PiArI2RlZmluZSBTRU5JTkY1X01VWF9D VFJMX1NFTklORl9QSVhfU0VMX1NISUZUICA4Cj4+ICsjZGVmaW5lIFNFTklORjVfTVVYX0NUUkxf U0VOSU5GX1BJWF9TRUxfTUFTSyAgICgweDEgPDwgOCkKPj4gKyNkZWZpbmUgU0VOSU5GNV9NVVhf Q1RSTF9TRU5JTkZfVlNZTkNfUE9MX1NISUZUIDkKPj4gKyNkZWZpbmUgU0VOSU5GNV9NVVhfQ1RS TF9TRU5JTkZfVlNZTkNfUE9MX01BU0sgKDB4MSA8PCA5KQo+PiArI2RlZmluZSBTRU5JTkY1X01V WF9DVFJMX1NFTklORl9IU1lOQ19QT0xfU0hJRlQgMTAKPj4gKyNkZWZpbmUgU0VOSU5GNV9NVVhf Q1RSTF9TRU5JTkZfSFNZTkNfUE9MX01BU0sgKDB4MSA8PCAxMCkKPj4gKyNkZWZpbmUgU0VOSU5G NV9NVVhfQ1RSTF9PVkVSUlVOX1JTVF9FTl9TSElGVCAgMTEKPj4gKyNkZWZpbmUgU0VOSU5GNV9N VVhfQ1RSTF9PVkVSUlVOX1JTVF9FTl9NQVNLICAgKDB4MSA8PCAxMSkKPj4gKyNkZWZpbmUgU0VO SU5GNV9NVVhfQ1RSTF9TRU5JTkZfU1JDX1NFTF9TSElGVCAgMTIKPj4gKyNkZWZpbmUgU0VOSU5G NV9NVVhfQ1RSTF9TRU5JTkZfU1JDX1NFTF9NQVNLICAgKDB4ZiA8PCAxMikKPj4gKyNkZWZpbmUg U0VOSU5GNV9NVVhfQ1RSTF9GSUZPX1BVU0hfRU5fU0hJRlQgICAgMTYKPj4gKyNkZWZpbmUgU0VO SU5GNV9NVVhfQ1RSTF9GSUZPX1BVU0hfRU5fTUFTSyAgICAgKDB4M2YgPDwgMTYpCj4+ICsjZGVm aW5lIFNFTklORjVfTVVYX0NUUkxfRklGT19GTFVTSF9FTl9TSElGVCAgIDIyCj4+ICsjZGVmaW5l IFNFTklORjVfTVVYX0NUUkxfRklGT19GTFVTSF9FTl9NQVNLICAgICgweDNmIDw8IDIyKQo+PiAr I2RlZmluZSBTRU5JTkY1X01VWF9DVFJMX0ZJRk9fRlVMTF9XUl9FTl9TSElGVCAyOAo+PiArI2Rl ZmluZSBTRU5JTkY1X01VWF9DVFJMX0ZJRk9fRlVMTF9XUl9FTl9NQVNLICAoMHgzIDw8IDI4KQo+ PiArI2RlZmluZSBTRU5JTkY1X01VWF9DVFJMX0NST1BfRU5fU0hJRlQgICAgICAgICAzMAo+PiAr I2RlZmluZSBTRU5JTkY1X01VWF9DVFJMX0NST1BfRU5fTUFTSyAgICAgICAgICAoMHgxIDw8IDMw KQo+PiArI2RlZmluZSBTRU5JTkY1X01VWF9DVFJMX1NFTklORl9NVVhfRU5fU0hJRlQgICAzMQo+ PiArI2RlZmluZSBTRU5JTkY1X01VWF9DVFJMX1NFTklORl9NVVhfRU5fTUFTSyAgICAoMHgxIDw8 IDMxKQo+PiArI2RlZmluZSBTRU5JTkY1X01VWF9JTlRFTiAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgMHg0RDA0Cj4+ICsjZGVmaW5lIFNFTklORjVfTVVYX0lOVEVOX1NFTklO Rl9PVkVSUlVOX0lSUV9FTl9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjVfTVVYX0lOVEVOX1NF TklORl9PVkVSUlVOX0lSUV9FTl9NQVNLICgweDEgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GNV9N VVhfSU5URU5fU0VOSU5GX0NSQ0VSUl9JUlFfRU5fU0hJRlQgMQo+PiArI2RlZmluZSBTRU5JTkY1 X01VWF9JTlRFTl9TRU5JTkZfQ1JDRVJSX0lSUV9FTl9NQVNLICgweDEgPDwgMSkKPj4gKyNkZWZp bmUgU0VOSU5GNV9NVVhfSU5URU5fU0VOSU5GX0ZTTUVSUl9JUlFfRU5fU0hJRlQgMgo+PiArI2Rl ZmluZSBTRU5JTkY1X01VWF9JTlRFTl9TRU5JTkZfRlNNRVJSX0lSUV9FTl9NQVNLICgweDEgPDwg MikKPj4gKyNkZWZpbmUgU0VOSU5GNV9NVVhfSU5URU5fU0VOSU5GX1ZTSVpFRVJSX0lSUV9FTl9T SElGVCAzCj4+ICsjZGVmaW5lIFNFTklORjVfTVVYX0lOVEVOX1NFTklORl9WU0laRUVSUl9JUlFf RU5fTUFTSyAoMHgxIDw8IDMpCj4+ICsjZGVmaW5lIFNFTklORjVfTVVYX0lOVEVOX1NFTklORl9I U0laRUVSUl9JUlFfRU5fU0hJRlQgNAo+PiArI2RlZmluZSBTRU5JTkY1X01VWF9JTlRFTl9TRU5J TkZfSFNJWkVFUlJfSVJRX0VOX01BU0sgKDB4MSA8PCA0KQo+PiArI2RlZmluZSBTRU5JTkY1X01V WF9JTlRFTl9TRU5JTkZfU0VOU09SX1ZTSVpFRVJSX0lSUV9FTl9TSElGVCA1Cj4+ICsjZGVmaW5l IFNFTklORjVfTVVYX0lOVEVOX1NFTklORl9TRU5TT1JfVlNJWkVFUlJfSVJRX0VOX01BU0sgKDB4 MSA8PCA1KQo+PiArI2RlZmluZSBTRU5JTkY1X01VWF9JTlRFTl9TRU5JTkZfU0VOU09SX0hTSVpF RVJSX0lSUV9FTl9TSElGVCA2Cj4+ICsjZGVmaW5lIFNFTklORjVfTVVYX0lOVEVOX1NFTklORl9T RU5TT1JfSFNJWkVFUlJfSVJRX0VOX01BU0sgKDB4MSA8PCA2KQo+PiArI2RlZmluZSBTRU5JTkY1 X01VWF9JTlRFTl9TRU5JTkZfSVJRX0NMUl9TRUxfU0hJRlQgMzEKPj4gKyNkZWZpbmUgU0VOSU5G NV9NVVhfSU5URU5fU0VOSU5GX0lSUV9DTFJfU0VMX01BU0sgKDB4MSA8PCAzMSkKPj4gKyNkZWZp bmUgU0VOSU5GNV9NVVhfSU5UU1RBICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg IDB4NEQwOAo+PiArI2RlZmluZSBTRU5JTkY1X01VWF9JTlRTVEFfU0VOSU5GX09WRVJSVU5fSVJR X1NUQV9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjVfTVVYX0lOVFNUQV9TRU5JTkZfT1ZFUlJV Tl9JUlFfU1RBX01BU0sgKDB4MSA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkY1X01VWF9JTlRTVEFf U0VOSU5GX0NSQ0VSUl9JUlFfU1RBX1NISUZUIDEKPj4gKyNkZWZpbmUgU0VOSU5GNV9NVVhfSU5U U1RBX1NFTklORl9DUkNFUlJfSVJRX1NUQV9NQVNLICgweDEgPDwgMSkKPj4gKyNkZWZpbmUgU0VO SU5GNV9NVVhfSU5UU1RBX1NFTklORl9GU01FUlJfSVJRX1NUQV9TSElGVCAyCj4+ICsjZGVmaW5l IFNFTklORjVfTVVYX0lOVFNUQV9TRU5JTkZfRlNNRVJSX0lSUV9TVEFfTUFTSyAoMHgxIDw8IDIp Cj4+ICsjZGVmaW5lIFNFTklORjVfTVVYX0lOVFNUQV9TRU5JTkZfVlNJWkVFUlJfSVJRX1NUQV9T SElGVCAzCj4+ICsjZGVmaW5lIFNFTklORjVfTVVYX0lOVFNUQV9TRU5JTkZfVlNJWkVFUlJfSVJR X1NUQV9NQVNLICgweDEgPDwgMykKPj4gKyNkZWZpbmUgU0VOSU5GNV9NVVhfSU5UU1RBX1NFTklO Rl9IU0laRUVSUl9JUlFfU1RBX1NISUZUIDQKPj4gKyNkZWZpbmUgU0VOSU5GNV9NVVhfSU5UU1RB X1NFTklORl9IU0laRUVSUl9JUlFfU1RBX01BU0sgKDB4MSA8PCA0KQo+PiArI2RlZmluZSBTRU5J TkY1X01VWF9JTlRTVEFfU0VOSU5GX1NFTlNPUl9WU0laRUVSUl9JUlFfU1RBX1NISUZUIDUKPj4g KyNkZWZpbmUgU0VOSU5GNV9NVVhfSU5UU1RBX1NFTklORl9TRU5TT1JfVlNJWkVFUlJfSVJRX1NU QV9NQVNLICgweDEgPDwgNSkKPj4gKyNkZWZpbmUgU0VOSU5GNV9NVVhfSU5UU1RBX1NFTklORl9T RU5TT1JfSFNJWkVFUlJfSVJRX1NUQV9TSElGVCA2Cj4+ICsjZGVmaW5lIFNFTklORjVfTVVYX0lO VFNUQV9TRU5JTkZfU0VOU09SX0hTSVpFRVJSX0lSUV9TVEFfTUFTSyAoMHgxIDw8IDYpCj4+ICsj ZGVmaW5lIFNFTklORjVfTVVYX1NJWkUgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAweDREMEMKPj4gKyNkZWZpbmUgU0VOSU5GNV9NVVhfU0laRV9TRU5JTkZfVlNJWkVfU0hJ RlQgICAgMAo+PiArI2RlZmluZSBTRU5JTkY1X01VWF9TSVpFX1NFTklORl9WU0laRV9NQVNLICAg ICAoMHhmZmZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjVfTVVYX1NJWkVfU0VOSU5GX0hTSVpF X1NISUZUICAgIDE2Cj4+ICsjZGVmaW5lIFNFTklORjVfTVVYX1NJWkVfU0VOSU5GX0hTSVpFX01B U0sgICAgICgweGZmZmYgPDwgMTYpCj4+ICsjZGVmaW5lIFNFTklORjVfTVVYX0RFQlVHXzEgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDREMTAKPj4gKyNkZWZpbmUgU0VOSU5G NV9NVVhfREVCVUdfMV9ERUJVR19JTkZPX1NISUZUICAgMAo+PiArI2RlZmluZSBTRU5JTkY1X01V WF9ERUJVR18xX0RFQlVHX0lORk9fTUFTSyAgICAoMHhmZmZmZmZmZiA8PCAwKQo+PiArI2RlZmlu ZSBTRU5JTkY1X01VWF9ERUJVR18yICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg MHg0RDE0Cj4+ICsjZGVmaW5lIFNFTklORjVfTVVYX0RFQlVHXzJfREVCVUdfSU5GT19TSElGVCAg IDAKPj4gKyNkZWZpbmUgU0VOSU5GNV9NVVhfREVCVUdfMl9ERUJVR19JTkZPX01BU0sgICAgKDB4 ZmZmZmZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GNV9NVVhfREVCVUdfMyAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgIDB4NEQxOAo+PiArI2RlZmluZSBTRU5JTkY1X01VWF9E RUJVR18zX0RFQlVHX0lORk9fU0hJRlQgICAwCj4+ICsjZGVmaW5lIFNFTklORjVfTVVYX0RFQlVH XzNfREVCVUdfSU5GT19NQVNLICAgICgweGZmZmZmZmZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklO RjVfTVVYX0RFQlVHXzQgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDREMUMK Pj4gKyNkZWZpbmUgU0VOSU5GNV9NVVhfREVCVUdfNF9ERUJVR19JTkZPX1NISUZUICAgMAo+PiAr I2RlZmluZSBTRU5JTkY1X01VWF9ERUJVR180X0RFQlVHX0lORk9fTUFTSyAgICAoMHhmZmZmZmZm ZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkY1X01VWF9ERUJVR181ICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgMHg0RDIwCj4+ICsjZGVmaW5lIFNFTklORjVfTVVYX0RFQlVHXzVf REVCVUdfSU5GT19TSElGVCAgIDAKPj4gKyNkZWZpbmUgU0VOSU5GNV9NVVhfREVCVUdfNV9ERUJV R19JTkZPX01BU0sgICAgKDB4ZmZmZmZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GNV9NVVhf REVCVUdfNiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4NEQyNAo+PiArI2Rl ZmluZSBTRU5JTkY1X01VWF9ERUJVR182X0RFQlVHX0lORk9fU0hJRlQgICAwCj4+ICsjZGVmaW5l IFNFTklORjVfTVVYX0RFQlVHXzZfREVCVUdfSU5GT19NQVNLICAgICgweGZmZmZmZmZmIDw8IDAp Cj4+ICsjZGVmaW5lIFNFTklORjVfTVVYX0RFQlVHXzcgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAweDREMjgKPj4gKyNkZWZpbmUgU0VOSU5GNV9NVVhfREVCVUdfN19ERUJVR19J TkZPX1NISUZUICAgMAo+PiArI2RlZmluZSBTRU5JTkY1X01VWF9ERUJVR183X0RFQlVHX0lORk9f TUFTSyAgICAoMHhmZmZmZmZmZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkY1X01VWF9TUEFSRSAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHg0RDJDCj4+ICsjZGVmaW5lIFNF TklORjVfTVVYX1NQQVJFX1NFTklORl9DUkNfU0VMX1NISUZUIDkKPj4gKyNkZWZpbmUgU0VOSU5G NV9NVVhfU1BBUkVfU0VOSU5GX0NSQ19TRUxfTUFTSyAgKDB4MyA8PCA5KQo+PiArI2RlZmluZSBT RU5JTkY1X01VWF9TUEFSRV9TRU5JTkZfVkNOVF9TRUxfU0hJRlQgMTEKPj4gKyNkZWZpbmUgU0VO SU5GNV9NVVhfU1BBUkVfU0VOSU5GX1ZDTlRfU0VMX01BU0sgKDB4MyA8PCAxMSkKPj4gKyNkZWZp bmUgU0VOSU5GNV9NVVhfU1BBUkVfU0VOSU5GX0ZJRk9fRlVMTF9TRUxfU0hJRlQgMTMKPj4gKyNk ZWZpbmUgU0VOSU5GNV9NVVhfU1BBUkVfU0VOSU5GX0ZJRk9fRlVMTF9TRUxfTUFTSyAoMHgxIDw8 IDEzKQo+PiArI2RlZmluZSBTRU5JTkY1X01VWF9TUEFSRV9TRU5JTkZfU1BBUkVfU0hJRlQgICAx NAo+PiArI2RlZmluZSBTRU5JTkY1X01VWF9TUEFSRV9TRU5JTkZfU1BBUkVfTUFTSyAgICAoMHgz ZiA8PCAxNCkKPj4gKyNkZWZpbmUgU0VOSU5GNV9NVVhfREFUQSAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgIDB4NEQzMAo+PiArI2RlZmluZSBTRU5JTkY1X01VWF9EQVRBX1NF TklORl9EQVRBMF9TSElGVCAgICAwCj4+ICsjZGVmaW5lIFNFTklORjVfTVVYX0RBVEFfU0VOSU5G X0RBVEEwX01BU0sgICAgICgweGZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GNV9NVVhfREFU QV9TRU5JTkZfREFUQTFfU0hJRlQgICAgMTYKPj4gKyNkZWZpbmUgU0VOSU5GNV9NVVhfREFUQV9T RU5JTkZfREFUQTFfTUFTSyAgICAgKDB4ZmZmZiA8PCAxNikKPj4gKyNkZWZpbmUgU0VOSU5GNV9N VVhfREFUQV9DTlQgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4NEQzNAo+PiAr I2RlZmluZSBTRU5JTkY1X01VWF9EQVRBX0NOVF9TRU5JTkZfREFUQV9DTlRfU0hJRlQgMAo+PiAr I2RlZmluZSBTRU5JTkY1X01VWF9EQVRBX0NOVF9TRU5JTkZfREFUQV9DTlRfTUFTSyAoMHhmZmZm ZmZmZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkY1X01VWF9DUk9QICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgMHg0RDM4Cj4+ICsjZGVmaW5lIFNFTklORjVfTVVYX0NST1Bf U0VOSU5GX0NST1BfWDFfU0hJRlQgIDAKPj4gKyNkZWZpbmUgU0VOSU5GNV9NVVhfQ1JPUF9TRU5J TkZfQ1JPUF9YMV9NQVNLICAgKDB4ZmZmZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkY1X01VWF9D Uk9QX1NFTklORl9DUk9QX1gyX1NISUZUICAxNgo+PiArI2RlZmluZSBTRU5JTkY1X01VWF9DUk9Q X1NFTklORl9DUk9QX1gyX01BU0sgICAoMHhmZmZmIDw8IDE2KQo+PiArI2RlZmluZSBTRU5JTkY1 X01VWF9DVFJMX0VYVCAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHg0RDNDCj4+ ICsjZGVmaW5lIFNFTklORjVfTVVYX0NUUkxfRVhUX1NFTklORl9TUkNfU0VMX0VYVF9TSElGVCAw Cj4+ICsjZGVmaW5lIFNFTklORjVfTVVYX0NUUkxfRVhUX1NFTklORl9TUkNfU0VMX0VYVF9NQVNL ICgweDMgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GNV9NVVhfQ1RSTF9FWFRfU0VOSU5GX1BJWF9T RUxfRVhUX1NISUZUIDQKPj4gKyNkZWZpbmUgU0VOSU5GNV9NVVhfQ1RSTF9FWFRfU0VOSU5GX1BJ WF9TRUxfRVhUX01BU0sgKDB4MSA8PCA0KQo+PiArI2RlZmluZSBTRU5JTkY2X01VWF9DVFJMICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHg1RDAwCj4+ICsjZGVmaW5lIFNF TklORjZfTVVYX0NUUkxfU0VOSU5GX01VWF9TV19SU1RfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5J TkY2X01VWF9DVFJMX1NFTklORl9NVVhfU1dfUlNUX01BU0sgKDB4MSA8PCAwKQo+PiArI2RlZmlu ZSBTRU5JTkY2X01VWF9DVFJMX1NFTklORl9JUlFfU1dfUlNUX1NISUZUIDEKPj4gKyNkZWZpbmUg U0VOSU5GNl9NVVhfQ1RSTF9TRU5JTkZfSVJRX1NXX1JTVF9NQVNLICgweDEgPDwgMSkKPj4gKyNk ZWZpbmUgU0VOSU5GNl9NVVhfQ1RSTF9TRU5JTkZfTVVYX1JEWV9NT0RFX1NISUZUIDQKPj4gKyNk ZWZpbmUgU0VOSU5GNl9NVVhfQ1RSTF9TRU5JTkZfTVVYX1JEWV9NT0RFX01BU0sgKDB4MSA8PCA0 KQo+PiArI2RlZmluZSBTRU5JTkY2X01VWF9DVFJMX1NFTklORl9NVVhfUkRZX1ZBTFVFX1NISUZU IDUKPj4gKyNkZWZpbmUgU0VOSU5GNl9NVVhfQ1RSTF9TRU5JTkZfTVVYX1JEWV9WQUxVRV9NQVNL ICgweDEgPDwgNSkKPj4gKyNkZWZpbmUgU0VOSU5GNl9NVVhfQ1RSTF9TRU5JTkZfSFNZTkNfTUFT S19TSElGVCA3Cj4+ICsjZGVmaW5lIFNFTklORjZfTVVYX0NUUkxfU0VOSU5GX0hTWU5DX01BU0tf TUFTSyAoMHgxIDw8IDcpCj4+ICsjZGVmaW5lIFNFTklORjZfTVVYX0NUUkxfU0VOSU5GX1BJWF9T RUxfU0hJRlQgIDgKPj4gKyNkZWZpbmUgU0VOSU5GNl9NVVhfQ1RSTF9TRU5JTkZfUElYX1NFTF9N QVNLICAgKDB4MSA8PCA4KQo+PiArI2RlZmluZSBTRU5JTkY2X01VWF9DVFJMX1NFTklORl9WU1lO Q19QT0xfU0hJRlQgOQo+PiArI2RlZmluZSBTRU5JTkY2X01VWF9DVFJMX1NFTklORl9WU1lOQ19Q T0xfTUFTSyAoMHgxIDw8IDkpCj4+ICsjZGVmaW5lIFNFTklORjZfTVVYX0NUUkxfU0VOSU5GX0hT WU5DX1BPTF9TSElGVCAxMAo+PiArI2RlZmluZSBTRU5JTkY2X01VWF9DVFJMX1NFTklORl9IU1lO Q19QT0xfTUFTSyAoMHgxIDw8IDEwKQo+PiArI2RlZmluZSBTRU5JTkY2X01VWF9DVFJMX09WRVJS VU5fUlNUX0VOX1NISUZUICAxMQo+PiArI2RlZmluZSBTRU5JTkY2X01VWF9DVFJMX09WRVJSVU5f UlNUX0VOX01BU0sgICAoMHgxIDw8IDExKQo+PiArI2RlZmluZSBTRU5JTkY2X01VWF9DVFJMX1NF TklORl9TUkNfU0VMX1NISUZUICAxMgo+PiArI2RlZmluZSBTRU5JTkY2X01VWF9DVFJMX1NFTklO Rl9TUkNfU0VMX01BU0sgICAoMHhmIDw8IDEyKQo+PiArI2RlZmluZSBTRU5JTkY2X01VWF9DVFJM X0ZJRk9fUFVTSF9FTl9TSElGVCAgICAxNgo+PiArI2RlZmluZSBTRU5JTkY2X01VWF9DVFJMX0ZJ Rk9fUFVTSF9FTl9NQVNLICAgICAoMHgzZiA8PCAxNikKPj4gKyNkZWZpbmUgU0VOSU5GNl9NVVhf Q1RSTF9GSUZPX0ZMVVNIX0VOX1NISUZUICAgMjIKPj4gKyNkZWZpbmUgU0VOSU5GNl9NVVhfQ1RS TF9GSUZPX0ZMVVNIX0VOX01BU0sgICAgKDB4M2YgPDwgMjIpCj4+ICsjZGVmaW5lIFNFTklORjZf TVVYX0NUUkxfRklGT19GVUxMX1dSX0VOX1NISUZUIDI4Cj4+ICsjZGVmaW5lIFNFTklORjZfTVVY X0NUUkxfRklGT19GVUxMX1dSX0VOX01BU0sgICgweDMgPDwgMjgpCj4+ICsjZGVmaW5lIFNFTklO RjZfTVVYX0NUUkxfQ1JPUF9FTl9TSElGVCAgICAgICAgIDMwCj4+ICsjZGVmaW5lIFNFTklORjZf TVVYX0NUUkxfQ1JPUF9FTl9NQVNLICAgICAgICAgICgweDEgPDwgMzApCj4+ICsjZGVmaW5lIFNF TklORjZfTVVYX0NUUkxfU0VOSU5GX01VWF9FTl9TSElGVCAgIDMxCj4+ICsjZGVmaW5lIFNFTklO RjZfTVVYX0NUUkxfU0VOSU5GX01VWF9FTl9NQVNLICAgICgweDEgPDwgMzEpCj4+ICsjZGVmaW5l IFNFTklORjZfTVVYX0lOVEVOICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAw eDVEMDQKPj4gKyNkZWZpbmUgU0VOSU5GNl9NVVhfSU5URU5fU0VOSU5GX09WRVJSVU5fSVJRX0VO X1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GNl9NVVhfSU5URU5fU0VOSU5GX09WRVJSVU5fSVJR X0VOX01BU0sgKDB4MSA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkY2X01VWF9JTlRFTl9TRU5JTkZf Q1JDRVJSX0lSUV9FTl9TSElGVCAxCj4+ICsjZGVmaW5lIFNFTklORjZfTVVYX0lOVEVOX1NFTklO Rl9DUkNFUlJfSVJRX0VOX01BU0sgKDB4MSA8PCAxKQo+PiArI2RlZmluZSBTRU5JTkY2X01VWF9J TlRFTl9TRU5JTkZfRlNNRVJSX0lSUV9FTl9TSElGVCAyCj4+ICsjZGVmaW5lIFNFTklORjZfTVVY X0lOVEVOX1NFTklORl9GU01FUlJfSVJRX0VOX01BU0sgKDB4MSA8PCAyKQo+PiArI2RlZmluZSBT RU5JTkY2X01VWF9JTlRFTl9TRU5JTkZfVlNJWkVFUlJfSVJRX0VOX1NISUZUIDMKPj4gKyNkZWZp bmUgU0VOSU5GNl9NVVhfSU5URU5fU0VOSU5GX1ZTSVpFRVJSX0lSUV9FTl9NQVNLICgweDEgPDwg MykKPj4gKyNkZWZpbmUgU0VOSU5GNl9NVVhfSU5URU5fU0VOSU5GX0hTSVpFRVJSX0lSUV9FTl9T SElGVCA0Cj4+ICsjZGVmaW5lIFNFTklORjZfTVVYX0lOVEVOX1NFTklORl9IU0laRUVSUl9JUlFf RU5fTUFTSyAoMHgxIDw8IDQpCj4+ICsjZGVmaW5lIFNFTklORjZfTVVYX0lOVEVOX1NFTklORl9T RU5TT1JfVlNJWkVFUlJfSVJRX0VOX1NISUZUIDUKPj4gKyNkZWZpbmUgU0VOSU5GNl9NVVhfSU5U RU5fU0VOSU5GX1NFTlNPUl9WU0laRUVSUl9JUlFfRU5fTUFTSyAoMHgxIDw8IDUpCj4+ICsjZGVm aW5lIFNFTklORjZfTVVYX0lOVEVOX1NFTklORl9TRU5TT1JfSFNJWkVFUlJfSVJRX0VOX1NISUZU IDYKPj4gKyNkZWZpbmUgU0VOSU5GNl9NVVhfSU5URU5fU0VOSU5GX1NFTlNPUl9IU0laRUVSUl9J UlFfRU5fTUFTSyAoMHgxIDw8IDYpCj4+ICsjZGVmaW5lIFNFTklORjZfTVVYX0lOVEVOX1NFTklO Rl9JUlFfQ0xSX1NFTF9TSElGVCAzMQo+PiArI2RlZmluZSBTRU5JTkY2X01VWF9JTlRFTl9TRU5J TkZfSVJRX0NMUl9TRUxfTUFTSyAoMHgxIDw8IDMxKQo+PiArI2RlZmluZSBTRU5JTkY2X01VWF9J TlRTVEEgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHg1RDA4Cj4+ICsjZGVm aW5lIFNFTklORjZfTVVYX0lOVFNUQV9TRU5JTkZfT1ZFUlJVTl9JUlFfU1RBX1NISUZUIDAKPj4g KyNkZWZpbmUgU0VOSU5GNl9NVVhfSU5UU1RBX1NFTklORl9PVkVSUlVOX0lSUV9TVEFfTUFTSyAo MHgxIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjZfTVVYX0lOVFNUQV9TRU5JTkZfQ1JDRVJSX0lS UV9TVEFfU0hJRlQgMQo+PiArI2RlZmluZSBTRU5JTkY2X01VWF9JTlRTVEFfU0VOSU5GX0NSQ0VS Ul9JUlFfU1RBX01BU0sgKDB4MSA8PCAxKQo+PiArI2RlZmluZSBTRU5JTkY2X01VWF9JTlRTVEFf U0VOSU5GX0ZTTUVSUl9JUlFfU1RBX1NISUZUIDIKPj4gKyNkZWZpbmUgU0VOSU5GNl9NVVhfSU5U U1RBX1NFTklORl9GU01FUlJfSVJRX1NUQV9NQVNLICgweDEgPDwgMikKPj4gKyNkZWZpbmUgU0VO SU5GNl9NVVhfSU5UU1RBX1NFTklORl9WU0laRUVSUl9JUlFfU1RBX1NISUZUIDMKPj4gKyNkZWZp bmUgU0VOSU5GNl9NVVhfSU5UU1RBX1NFTklORl9WU0laRUVSUl9JUlFfU1RBX01BU0sgKDB4MSA8 PCAzKQo+PiArI2RlZmluZSBTRU5JTkY2X01VWF9JTlRTVEFfU0VOSU5GX0hTSVpFRVJSX0lSUV9T VEFfU0hJRlQgNAo+PiArI2RlZmluZSBTRU5JTkY2X01VWF9JTlRTVEFfU0VOSU5GX0hTSVpFRVJS X0lSUV9TVEFfTUFTSyAoMHgxIDw8IDQpCj4+ICsjZGVmaW5lIFNFTklORjZfTVVYX0lOVFNUQV9T RU5JTkZfU0VOU09SX1ZTSVpFRVJSX0lSUV9TVEFfU0hJRlQgNQo+PiArI2RlZmluZSBTRU5JTkY2 X01VWF9JTlRTVEFfU0VOSU5GX1NFTlNPUl9WU0laRUVSUl9JUlFfU1RBX01BU0sgKDB4MSA8PCA1 KQo+PiArI2RlZmluZSBTRU5JTkY2X01VWF9JTlRTVEFfU0VOSU5GX1NFTlNPUl9IU0laRUVSUl9J UlFfU1RBX1NISUZUIDYKPj4gKyNkZWZpbmUgU0VOSU5GNl9NVVhfSU5UU1RBX1NFTklORl9TRU5T T1JfSFNJWkVFUlJfSVJRX1NUQV9NQVNLICgweDEgPDwgNikKPj4gKyNkZWZpbmUgU0VOSU5GNl9N VVhfU0laRSAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4NUQwQwo+PiAr I2RlZmluZSBTRU5JTkY2X01VWF9TSVpFX1NFTklORl9WU0laRV9TSElGVCAgICAwCj4+ICsjZGVm aW5lIFNFTklORjZfTVVYX1NJWkVfU0VOSU5GX1ZTSVpFX01BU0sgICAgICgweGZmZmYgPDwgMCkK Pj4gKyNkZWZpbmUgU0VOSU5GNl9NVVhfU0laRV9TRU5JTkZfSFNJWkVfU0hJRlQgICAgMTYKPj4g KyNkZWZpbmUgU0VOSU5GNl9NVVhfU0laRV9TRU5JTkZfSFNJWkVfTUFTSyAgICAgKDB4ZmZmZiA8 PCAxNikKPj4gKyNkZWZpbmUgU0VOSU5GNl9NVVhfREVCVUdfMSAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgIDB4NUQxMAo+PiArI2RlZmluZSBTRU5JTkY2X01VWF9ERUJVR18xX0RF QlVHX0lORk9fU0hJRlQgICAwCj4+ICsjZGVmaW5lIFNFTklORjZfTVVYX0RFQlVHXzFfREVCVUdf SU5GT19NQVNLICAgICgweGZmZmZmZmZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjZfTVVYX0RF QlVHXzIgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDVEMTQKPj4gKyNkZWZp bmUgU0VOSU5GNl9NVVhfREVCVUdfMl9ERUJVR19JTkZPX1NISUZUICAgMAo+PiArI2RlZmluZSBT RU5JTkY2X01VWF9ERUJVR18yX0RFQlVHX0lORk9fTUFTSyAgICAoMHhmZmZmZmZmZiA8PCAwKQo+ PiArI2RlZmluZSBTRU5JTkY2X01VWF9ERUJVR18zICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgMHg1RDE4Cj4+ICsjZGVmaW5lIFNFTklORjZfTVVYX0RFQlVHXzNfREVCVUdfSU5G T19TSElGVCAgIDAKPj4gKyNkZWZpbmUgU0VOSU5GNl9NVVhfREVCVUdfM19ERUJVR19JTkZPX01B U0sgICAgKDB4ZmZmZmZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GNl9NVVhfREVCVUdfNCAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4NUQxQwo+PiArI2RlZmluZSBTRU5J TkY2X01VWF9ERUJVR180X0RFQlVHX0lORk9fU0hJRlQgICAwCj4+ICsjZGVmaW5lIFNFTklORjZf TVVYX0RFQlVHXzRfREVCVUdfSU5GT19NQVNLICAgICgweGZmZmZmZmZmIDw8IDApCj4+ICsjZGVm aW5lIFNFTklORjZfTVVYX0RFQlVHXzUgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAweDVEMjAKPj4gKyNkZWZpbmUgU0VOSU5GNl9NVVhfREVCVUdfNV9ERUJVR19JTkZPX1NISUZU ICAgMAo+PiArI2RlZmluZSBTRU5JTkY2X01VWF9ERUJVR181X0RFQlVHX0lORk9fTUFTSyAgICAo MHhmZmZmZmZmZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkY2X01VWF9ERUJVR182ICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgMHg1RDI0Cj4+ICsjZGVmaW5lIFNFTklORjZfTVVY X0RFQlVHXzZfREVCVUdfSU5GT19TSElGVCAgIDAKPj4gKyNkZWZpbmUgU0VOSU5GNl9NVVhfREVC VUdfNl9ERUJVR19JTkZPX01BU0sgICAgKDB4ZmZmZmZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VO SU5GNl9NVVhfREVCVUdfNyAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4NUQy OAo+PiArI2RlZmluZSBTRU5JTkY2X01VWF9ERUJVR183X0RFQlVHX0lORk9fU0hJRlQgICAwCj4+ ICsjZGVmaW5lIFNFTklORjZfTVVYX0RFQlVHXzdfREVCVUdfSU5GT19NQVNLICAgICgweGZmZmZm ZmZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjZfTVVYX1NQQVJFICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAweDVEMkMKPj4gKyNkZWZpbmUgU0VOSU5GNl9NVVhfU1BBUkVf U0VOSU5GX0NSQ19TRUxfU0hJRlQgOQo+PiArI2RlZmluZSBTRU5JTkY2X01VWF9TUEFSRV9TRU5J TkZfQ1JDX1NFTF9NQVNLICAoMHgzIDw8IDkpCj4+ICsjZGVmaW5lIFNFTklORjZfTVVYX1NQQVJF X1NFTklORl9WQ05UX1NFTF9TSElGVCAxMQo+PiArI2RlZmluZSBTRU5JTkY2X01VWF9TUEFSRV9T RU5JTkZfVkNOVF9TRUxfTUFTSyAoMHgzIDw8IDExKQo+PiArI2RlZmluZSBTRU5JTkY2X01VWF9T UEFSRV9TRU5JTkZfRklGT19GVUxMX1NFTF9TSElGVCAxMwo+PiArI2RlZmluZSBTRU5JTkY2X01V WF9TUEFSRV9TRU5JTkZfRklGT19GVUxMX1NFTF9NQVNLICgweDEgPDwgMTMpCj4+ICsjZGVmaW5l IFNFTklORjZfTVVYX1NQQVJFX1NFTklORl9TUEFSRV9TSElGVCAgIDE0Cj4+ICsjZGVmaW5lIFNF TklORjZfTVVYX1NQQVJFX1NFTklORl9TUEFSRV9NQVNLICAgICgweDNmIDw8IDE0KQo+PiArI2Rl ZmluZSBTRU5JTkY2X01VWF9EQVRBICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgMHg1RDMwCj4+ICsjZGVmaW5lIFNFTklORjZfTVVYX0RBVEFfU0VOSU5GX0RBVEEwX1NISUZU ICAgIDAKPj4gKyNkZWZpbmUgU0VOSU5GNl9NVVhfREFUQV9TRU5JTkZfREFUQTBfTUFTSyAgICAg KDB4ZmZmZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkY2X01VWF9EQVRBX1NFTklORl9EQVRBMV9T SElGVCAgICAxNgo+PiArI2RlZmluZSBTRU5JTkY2X01VWF9EQVRBX1NFTklORl9EQVRBMV9NQVNL ICAgICAoMHhmZmZmIDw8IDE2KQo+PiArI2RlZmluZSBTRU5JTkY2X01VWF9EQVRBX0NOVCAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHg1RDM0Cj4+ICsjZGVmaW5lIFNFTklORjZf TVVYX0RBVEFfQ05UX1NFTklORl9EQVRBX0NOVF9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjZf TVVYX0RBVEFfQ05UX1NFTklORl9EQVRBX0NOVF9NQVNLICgweGZmZmZmZmZmIDw8IDApCj4+ICsj ZGVmaW5lIFNFTklORjZfTVVYX0NST1AgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAweDVEMzgKPj4gKyNkZWZpbmUgU0VOSU5GNl9NVVhfQ1JPUF9TRU5JTkZfQ1JPUF9YMV9T SElGVCAgMAo+PiArI2RlZmluZSBTRU5JTkY2X01VWF9DUk9QX1NFTklORl9DUk9QX1gxX01BU0sg ICAoMHhmZmZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjZfTVVYX0NST1BfU0VOSU5GX0NST1Bf WDJfU0hJRlQgIDE2Cj4+ICsjZGVmaW5lIFNFTklORjZfTVVYX0NST1BfU0VOSU5GX0NST1BfWDJf TUFTSyAgICgweGZmZmYgPDwgMTYpCj4+ICsjZGVmaW5lIFNFTklORjZfTVVYX0NUUkxfRVhUICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDVEM0MKPj4gKyNkZWZpbmUgU0VOSU5G Nl9NVVhfQ1RSTF9FWFRfU0VOSU5GX1NSQ19TRUxfRVhUX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VO SU5GNl9NVVhfQ1RSTF9FWFRfU0VOSU5GX1NSQ19TRUxfRVhUX01BU0sgKDB4MyA8PCAwKQo+PiAr I2RlZmluZSBTRU5JTkY2X01VWF9DVFJMX0VYVF9TRU5JTkZfUElYX1NFTF9FWFRfU0hJRlQgNAo+ PiArI2RlZmluZSBTRU5JTkY2X01VWF9DVFJMX0VYVF9TRU5JTkZfUElYX1NFTF9FWFRfTUFTSyAo MHgxIDw8IDQpCj4+ICsjZGVmaW5lIFNFTklORjdfTVVYX0NUUkwgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAweDZEMDAKPj4gKyNkZWZpbmUgU0VOSU5GN19NVVhfQ1RSTF9T RU5JTkZfTVVYX1NXX1JTVF9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjdfTVVYX0NUUkxfU0VO SU5GX01VWF9TV19SU1RfTUFTSyAoMHgxIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjdfTVVYX0NU UkxfU0VOSU5GX0lSUV9TV19SU1RfU0hJRlQgMQo+PiArI2RlZmluZSBTRU5JTkY3X01VWF9DVFJM X1NFTklORl9JUlFfU1dfUlNUX01BU0sgKDB4MSA8PCAxKQo+PiArI2RlZmluZSBTRU5JTkY3X01V WF9DVFJMX1NFTklORl9NVVhfUkRZX01PREVfU0hJRlQgNAo+PiArI2RlZmluZSBTRU5JTkY3X01V WF9DVFJMX1NFTklORl9NVVhfUkRZX01PREVfTUFTSyAoMHgxIDw8IDQpCj4+ICsjZGVmaW5lIFNF TklORjdfTVVYX0NUUkxfU0VOSU5GX01VWF9SRFlfVkFMVUVfU0hJRlQgNQo+PiArI2RlZmluZSBT RU5JTkY3X01VWF9DVFJMX1NFTklORl9NVVhfUkRZX1ZBTFVFX01BU0sgKDB4MSA8PCA1KQo+PiAr I2RlZmluZSBTRU5JTkY3X01VWF9DVFJMX1NFTklORl9IU1lOQ19NQVNLX1NISUZUIDcKPj4gKyNk ZWZpbmUgU0VOSU5GN19NVVhfQ1RSTF9TRU5JTkZfSFNZTkNfTUFTS19NQVNLICgweDEgPDwgNykK Pj4gKyNkZWZpbmUgU0VOSU5GN19NVVhfQ1RSTF9TRU5JTkZfUElYX1NFTF9TSElGVCAgOAo+PiAr I2RlZmluZSBTRU5JTkY3X01VWF9DVFJMX1NFTklORl9QSVhfU0VMX01BU0sgICAoMHgxIDw8IDgp Cj4+ICsjZGVmaW5lIFNFTklORjdfTVVYX0NUUkxfU0VOSU5GX1ZTWU5DX1BPTF9TSElGVCA5Cj4+ ICsjZGVmaW5lIFNFTklORjdfTVVYX0NUUkxfU0VOSU5GX1ZTWU5DX1BPTF9NQVNLICgweDEgPDwg OSkKPj4gKyNkZWZpbmUgU0VOSU5GN19NVVhfQ1RSTF9TRU5JTkZfSFNZTkNfUE9MX1NISUZUIDEw Cj4+ICsjZGVmaW5lIFNFTklORjdfTVVYX0NUUkxfU0VOSU5GX0hTWU5DX1BPTF9NQVNLICgweDEg PDwgMTApCj4+ICsjZGVmaW5lIFNFTklORjdfTVVYX0NUUkxfT1ZFUlJVTl9SU1RfRU5fU0hJRlQg IDExCj4+ICsjZGVmaW5lIFNFTklORjdfTVVYX0NUUkxfT1ZFUlJVTl9SU1RfRU5fTUFTSyAgICgw eDEgPDwgMTEpCj4+ICsjZGVmaW5lIFNFTklORjdfTVVYX0NUUkxfU0VOSU5GX1NSQ19TRUxfU0hJ RlQgIDEyCj4+ICsjZGVmaW5lIFNFTklORjdfTVVYX0NUUkxfU0VOSU5GX1NSQ19TRUxfTUFTSyAg ICgweGYgPDwgMTIpCj4+ICsjZGVmaW5lIFNFTklORjdfTVVYX0NUUkxfRklGT19QVVNIX0VOX1NI SUZUICAgIDE2Cj4+ICsjZGVmaW5lIFNFTklORjdfTVVYX0NUUkxfRklGT19QVVNIX0VOX01BU0sg ICAgICgweDNmIDw8IDE2KQo+PiArI2RlZmluZSBTRU5JTkY3X01VWF9DVFJMX0ZJRk9fRkxVU0hf RU5fU0hJRlQgICAyMgo+PiArI2RlZmluZSBTRU5JTkY3X01VWF9DVFJMX0ZJRk9fRkxVU0hfRU5f TUFTSyAgICAoMHgzZiA8PCAyMikKPj4gKyNkZWZpbmUgU0VOSU5GN19NVVhfQ1RSTF9GSUZPX0ZV TExfV1JfRU5fU0hJRlQgMjgKPj4gKyNkZWZpbmUgU0VOSU5GN19NVVhfQ1RSTF9GSUZPX0ZVTExf V1JfRU5fTUFTSyAgKDB4MyA8PCAyOCkKPj4gKyNkZWZpbmUgU0VOSU5GN19NVVhfQ1RSTF9DUk9Q X0VOX1NISUZUICAgICAgICAgMzAKPj4gKyNkZWZpbmUgU0VOSU5GN19NVVhfQ1RSTF9DUk9QX0VO X01BU0sgICAgICAgICAgKDB4MSA8PCAzMCkKPj4gKyNkZWZpbmUgU0VOSU5GN19NVVhfQ1RSTF9T RU5JTkZfTVVYX0VOX1NISUZUICAgMzEKPj4gKyNkZWZpbmUgU0VOSU5GN19NVVhfQ1RSTF9TRU5J TkZfTVVYX0VOX01BU0sgICAgKDB4MSA8PCAzMSkKPj4gKyNkZWZpbmUgU0VOSU5GN19NVVhfSU5U RU4gICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4NkQwNAo+PiArI2RlZmlu ZSBTRU5JTkY3X01VWF9JTlRFTl9TRU5JTkZfT1ZFUlJVTl9JUlFfRU5fU0hJRlQgMAo+PiArI2Rl ZmluZSBTRU5JTkY3X01VWF9JTlRFTl9TRU5JTkZfT1ZFUlJVTl9JUlFfRU5fTUFTSyAoMHgxIDw8 IDApCj4+ICsjZGVmaW5lIFNFTklORjdfTVVYX0lOVEVOX1NFTklORl9DUkNFUlJfSVJRX0VOX1NI SUZUIDEKPj4gKyNkZWZpbmUgU0VOSU5GN19NVVhfSU5URU5fU0VOSU5GX0NSQ0VSUl9JUlFfRU5f TUFTSyAoMHgxIDw8IDEpCj4+ICsjZGVmaW5lIFNFTklORjdfTVVYX0lOVEVOX1NFTklORl9GU01F UlJfSVJRX0VOX1NISUZUIDIKPj4gKyNkZWZpbmUgU0VOSU5GN19NVVhfSU5URU5fU0VOSU5GX0ZT TUVSUl9JUlFfRU5fTUFTSyAoMHgxIDw8IDIpCj4+ICsjZGVmaW5lIFNFTklORjdfTVVYX0lOVEVO X1NFTklORl9WU0laRUVSUl9JUlFfRU5fU0hJRlQgMwo+PiArI2RlZmluZSBTRU5JTkY3X01VWF9J TlRFTl9TRU5JTkZfVlNJWkVFUlJfSVJRX0VOX01BU0sgKDB4MSA8PCAzKQo+PiArI2RlZmluZSBT RU5JTkY3X01VWF9JTlRFTl9TRU5JTkZfSFNJWkVFUlJfSVJRX0VOX1NISUZUIDQKPj4gKyNkZWZp bmUgU0VOSU5GN19NVVhfSU5URU5fU0VOSU5GX0hTSVpFRVJSX0lSUV9FTl9NQVNLICgweDEgPDwg NCkKPj4gKyNkZWZpbmUgU0VOSU5GN19NVVhfSU5URU5fU0VOSU5GX1NFTlNPUl9WU0laRUVSUl9J UlFfRU5fU0hJRlQgNQo+PiArI2RlZmluZSBTRU5JTkY3X01VWF9JTlRFTl9TRU5JTkZfU0VOU09S X1ZTSVpFRVJSX0lSUV9FTl9NQVNLICgweDEgPDwgNSkKPj4gKyNkZWZpbmUgU0VOSU5GN19NVVhf SU5URU5fU0VOSU5GX1NFTlNPUl9IU0laRUVSUl9JUlFfRU5fU0hJRlQgNgo+PiArI2RlZmluZSBT RU5JTkY3X01VWF9JTlRFTl9TRU5JTkZfU0VOU09SX0hTSVpFRVJSX0lSUV9FTl9NQVNLICgweDEg PDwgNikKPj4gKyNkZWZpbmUgU0VOSU5GN19NVVhfSU5URU5fU0VOSU5GX0lSUV9DTFJfU0VMX1NI SUZUIDMxCj4+ICsjZGVmaW5lIFNFTklORjdfTVVYX0lOVEVOX1NFTklORl9JUlFfQ0xSX1NFTF9N QVNLICgweDEgPDwgMzEpCj4+ICsjZGVmaW5lIFNFTklORjdfTVVYX0lOVFNUQSAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAweDZEMDgKPj4gKyNkZWZpbmUgU0VOSU5GN19NVVhf SU5UU1RBX1NFTklORl9PVkVSUlVOX0lSUV9TVEFfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkY3 X01VWF9JTlRTVEFfU0VOSU5GX09WRVJSVU5fSVJRX1NUQV9NQVNLICgweDEgPDwgMCkKPj4gKyNk ZWZpbmUgU0VOSU5GN19NVVhfSU5UU1RBX1NFTklORl9DUkNFUlJfSVJRX1NUQV9TSElGVCAxCj4+ ICsjZGVmaW5lIFNFTklORjdfTVVYX0lOVFNUQV9TRU5JTkZfQ1JDRVJSX0lSUV9TVEFfTUFTSyAo MHgxIDw8IDEpCj4+ICsjZGVmaW5lIFNFTklORjdfTVVYX0lOVFNUQV9TRU5JTkZfRlNNRVJSX0lS UV9TVEFfU0hJRlQgMgo+PiArI2RlZmluZSBTRU5JTkY3X01VWF9JTlRTVEFfU0VOSU5GX0ZTTUVS Ul9JUlFfU1RBX01BU0sgKDB4MSA8PCAyKQo+PiArI2RlZmluZSBTRU5JTkY3X01VWF9JTlRTVEFf U0VOSU5GX1ZTSVpFRVJSX0lSUV9TVEFfU0hJRlQgMwo+PiArI2RlZmluZSBTRU5JTkY3X01VWF9J TlRTVEFfU0VOSU5GX1ZTSVpFRVJSX0lSUV9TVEFfTUFTSyAoMHgxIDw8IDMpCj4+ICsjZGVmaW5l IFNFTklORjdfTVVYX0lOVFNUQV9TRU5JTkZfSFNJWkVFUlJfSVJRX1NUQV9TSElGVCA0Cj4+ICsj ZGVmaW5lIFNFTklORjdfTVVYX0lOVFNUQV9TRU5JTkZfSFNJWkVFUlJfSVJRX1NUQV9NQVNLICgw eDEgPDwgNCkKPj4gKyNkZWZpbmUgU0VOSU5GN19NVVhfSU5UU1RBX1NFTklORl9TRU5TT1JfVlNJ WkVFUlJfSVJRX1NUQV9TSElGVCA1Cj4+ICsjZGVmaW5lIFNFTklORjdfTVVYX0lOVFNUQV9TRU5J TkZfU0VOU09SX1ZTSVpFRVJSX0lSUV9TVEFfTUFTSyAoMHgxIDw8IDUpCj4+ICsjZGVmaW5lIFNF TklORjdfTVVYX0lOVFNUQV9TRU5JTkZfU0VOU09SX0hTSVpFRVJSX0lSUV9TVEFfU0hJRlQgNgo+ PiArI2RlZmluZSBTRU5JTkY3X01VWF9JTlRTVEFfU0VOSU5GX1NFTlNPUl9IU0laRUVSUl9JUlFf U1RBX01BU0sgKDB4MSA8PCA2KQo+PiArI2RlZmluZSBTRU5JTkY3X01VWF9TSVpFICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHg2RDBDCj4+ICsjZGVmaW5lIFNFTklORjdf TVVYX1NJWkVfU0VOSU5GX1ZTSVpFX1NISUZUICAgIDAKPj4gKyNkZWZpbmUgU0VOSU5GN19NVVhf U0laRV9TRU5JTkZfVlNJWkVfTUFTSyAgICAgKDB4ZmZmZiA8PCAwKQo+PiArI2RlZmluZSBTRU5J TkY3X01VWF9TSVpFX1NFTklORl9IU0laRV9TSElGVCAgICAxNgo+PiArI2RlZmluZSBTRU5JTkY3 X01VWF9TSVpFX1NFTklORl9IU0laRV9NQVNLICAgICAoMHhmZmZmIDw8IDE2KQo+PiArI2RlZmlu ZSBTRU5JTkY3X01VWF9ERUJVR18xICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg MHg2RDEwCj4+ICsjZGVmaW5lIFNFTklORjdfTVVYX0RFQlVHXzFfREVCVUdfSU5GT19TSElGVCAg IDAKPj4gKyNkZWZpbmUgU0VOSU5GN19NVVhfREVCVUdfMV9ERUJVR19JTkZPX01BU0sgICAgKDB4 ZmZmZmZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GN19NVVhfREVCVUdfMiAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgIDB4NkQxNAo+PiArI2RlZmluZSBTRU5JTkY3X01VWF9E RUJVR18yX0RFQlVHX0lORk9fU0hJRlQgICAwCj4+ICsjZGVmaW5lIFNFTklORjdfTVVYX0RFQlVH XzJfREVCVUdfSU5GT19NQVNLICAgICgweGZmZmZmZmZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklO RjdfTVVYX0RFQlVHXzMgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDZEMTgK Pj4gKyNkZWZpbmUgU0VOSU5GN19NVVhfREVCVUdfM19ERUJVR19JTkZPX1NISUZUICAgMAo+PiAr I2RlZmluZSBTRU5JTkY3X01VWF9ERUJVR18zX0RFQlVHX0lORk9fTUFTSyAgICAoMHhmZmZmZmZm ZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkY3X01VWF9ERUJVR180ICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgMHg2RDFDCj4+ICsjZGVmaW5lIFNFTklORjdfTVVYX0RFQlVHXzRf REVCVUdfSU5GT19TSElGVCAgIDAKPj4gKyNkZWZpbmUgU0VOSU5GN19NVVhfREVCVUdfNF9ERUJV R19JTkZPX01BU0sgICAgKDB4ZmZmZmZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GN19NVVhf REVCVUdfNSAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4NkQyMAo+PiArI2Rl ZmluZSBTRU5JTkY3X01VWF9ERUJVR181X0RFQlVHX0lORk9fU0hJRlQgICAwCj4+ICsjZGVmaW5l IFNFTklORjdfTVVYX0RFQlVHXzVfREVCVUdfSU5GT19NQVNLICAgICgweGZmZmZmZmZmIDw8IDAp Cj4+ICsjZGVmaW5lIFNFTklORjdfTVVYX0RFQlVHXzYgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAweDZEMjQKPj4gKyNkZWZpbmUgU0VOSU5GN19NVVhfREVCVUdfNl9ERUJVR19J TkZPX1NISUZUICAgMAo+PiArI2RlZmluZSBTRU5JTkY3X01VWF9ERUJVR182X0RFQlVHX0lORk9f TUFTSyAgICAoMHhmZmZmZmZmZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkY3X01VWF9ERUJVR183 ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHg2RDI4Cj4+ICsjZGVmaW5lIFNF TklORjdfTVVYX0RFQlVHXzdfREVCVUdfSU5GT19TSElGVCAgIDAKPj4gKyNkZWZpbmUgU0VOSU5G N19NVVhfREVCVUdfN19ERUJVR19JTkZPX01BU0sgICAgKDB4ZmZmZmZmZmYgPDwgMCkKPj4gKyNk ZWZpbmUgU0VOSU5GN19NVVhfU1BBUkUgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgIDB4NkQyQwo+PiArI2RlZmluZSBTRU5JTkY3X01VWF9TUEFSRV9TRU5JTkZfQ1JDX1NFTF9T SElGVCA5Cj4+ICsjZGVmaW5lIFNFTklORjdfTVVYX1NQQVJFX1NFTklORl9DUkNfU0VMX01BU0sg ICgweDMgPDwgOSkKPj4gKyNkZWZpbmUgU0VOSU5GN19NVVhfU1BBUkVfU0VOSU5GX1ZDTlRfU0VM X1NISUZUIDExCj4+ICsjZGVmaW5lIFNFTklORjdfTVVYX1NQQVJFX1NFTklORl9WQ05UX1NFTF9N QVNLICgweDMgPDwgMTEpCj4+ICsjZGVmaW5lIFNFTklORjdfTVVYX1NQQVJFX1NFTklORl9GSUZP X0ZVTExfU0VMX1NISUZUIDEzCj4+ICsjZGVmaW5lIFNFTklORjdfTVVYX1NQQVJFX1NFTklORl9G SUZPX0ZVTExfU0VMX01BU0sgKDB4MSA8PCAxMykKPj4gKyNkZWZpbmUgU0VOSU5GN19NVVhfU1BB UkVfU0VOSU5GX1NQQVJFX1NISUZUICAgMTQKPj4gKyNkZWZpbmUgU0VOSU5GN19NVVhfU1BBUkVf U0VOSU5GX1NQQVJFX01BU0sgICAgKDB4M2YgPDwgMTQpCj4+ICsjZGVmaW5lIFNFTklORjdfTVVY X0RBVEEgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDZEMzAKPj4gKyNk ZWZpbmUgU0VOSU5GN19NVVhfREFUQV9TRU5JTkZfREFUQTBfU0hJRlQgICAgMAo+PiArI2RlZmlu ZSBTRU5JTkY3X01VWF9EQVRBX1NFTklORl9EQVRBMF9NQVNLICAgICAoMHhmZmZmIDw8IDApCj4+ ICsjZGVmaW5lIFNFTklORjdfTVVYX0RBVEFfU0VOSU5GX0RBVEExX1NISUZUICAgIDE2Cj4+ICsj ZGVmaW5lIFNFTklORjdfTVVYX0RBVEFfU0VOSU5GX0RBVEExX01BU0sgICAgICgweGZmZmYgPDwg MTYpCj4+ICsjZGVmaW5lIFNFTklORjdfTVVYX0RBVEFfQ05UICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAweDZEMzQKPj4gKyNkZWZpbmUgU0VOSU5GN19NVVhfREFUQV9DTlRfU0VO SU5GX0RBVEFfQ05UX1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GN19NVVhfREFUQV9DTlRfU0VO SU5GX0RBVEFfQ05UX01BU0sgKDB4ZmZmZmZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GN19N VVhfQ1JPUCAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4NkQzOAo+PiAr I2RlZmluZSBTRU5JTkY3X01VWF9DUk9QX1NFTklORl9DUk9QX1gxX1NISUZUICAwCj4+ICsjZGVm aW5lIFNFTklORjdfTVVYX0NST1BfU0VOSU5GX0NST1BfWDFfTUFTSyAgICgweGZmZmYgPDwgMCkK Pj4gKyNkZWZpbmUgU0VOSU5GN19NVVhfQ1JPUF9TRU5JTkZfQ1JPUF9YMl9TSElGVCAgMTYKPj4g KyNkZWZpbmUgU0VOSU5GN19NVVhfQ1JPUF9TRU5JTkZfQ1JPUF9YMl9NQVNLICAgKDB4ZmZmZiA8 PCAxNikKPj4gKyNkZWZpbmUgU0VOSU5GN19NVVhfQ1RSTF9FWFQgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgIDB4NkQzQwo+PiArI2RlZmluZSBTRU5JTkY3X01VWF9DVFJMX0VYVF9T RU5JTkZfU1JDX1NFTF9FWFRfU0hJRlQgMAo+PiArI2RlZmluZSBTRU5JTkY3X01VWF9DVFJMX0VY VF9TRU5JTkZfU1JDX1NFTF9FWFRfTUFTSyAoMHgzIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjdf TVVYX0NUUkxfRVhUX1NFTklORl9QSVhfU0VMX0VYVF9TSElGVCA0Cj4+ICsjZGVmaW5lIFNFTklO RjdfTVVYX0NUUkxfRVhUX1NFTklORl9QSVhfU0VMX0VYVF9NQVNLICgweDEgPDwgNCkKPj4gKyNk ZWZpbmUgU0VOSU5GOF9NVVhfQ1RSTCAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgIDB4N0QwMAo+PiArI2RlZmluZSBTRU5JTkY4X01VWF9DVFJMX1NFTklORl9NVVhfU1dfUlNU X1NISUZUIDAKPj4gKyNkZWZpbmUgU0VOSU5GOF9NVVhfQ1RSTF9TRU5JTkZfTVVYX1NXX1JTVF9N QVNLICgweDEgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GOF9NVVhfQ1RSTF9TRU5JTkZfSVJRX1NX X1JTVF9TSElGVCAxCj4+ICsjZGVmaW5lIFNFTklORjhfTVVYX0NUUkxfU0VOSU5GX0lSUV9TV19S U1RfTUFTSyAoMHgxIDw8IDEpCj4+ICsjZGVmaW5lIFNFTklORjhfTVVYX0NUUkxfU0VOSU5GX01V WF9SRFlfTU9ERV9TSElGVCA0Cj4+ICsjZGVmaW5lIFNFTklORjhfTVVYX0NUUkxfU0VOSU5GX01V WF9SRFlfTU9ERV9NQVNLICgweDEgPDwgNCkKPj4gKyNkZWZpbmUgU0VOSU5GOF9NVVhfQ1RSTF9T RU5JTkZfTVVYX1JEWV9WQUxVRV9TSElGVCA1Cj4+ICsjZGVmaW5lIFNFTklORjhfTVVYX0NUUkxf U0VOSU5GX01VWF9SRFlfVkFMVUVfTUFTSyAoMHgxIDw8IDUpCj4+ICsjZGVmaW5lIFNFTklORjhf TVVYX0NUUkxfU0VOSU5GX0hTWU5DX01BU0tfU0hJRlQgNwo+PiArI2RlZmluZSBTRU5JTkY4X01V WF9DVFJMX1NFTklORl9IU1lOQ19NQVNLX01BU0sgKDB4MSA8PCA3KQo+PiArI2RlZmluZSBTRU5J TkY4X01VWF9DVFJMX1NFTklORl9QSVhfU0VMX1NISUZUICA4Cj4+ICsjZGVmaW5lIFNFTklORjhf TVVYX0NUUkxfU0VOSU5GX1BJWF9TRUxfTUFTSyAgICgweDEgPDwgOCkKPj4gKyNkZWZpbmUgU0VO SU5GOF9NVVhfQ1RSTF9TRU5JTkZfVlNZTkNfUE9MX1NISUZUIDkKPj4gKyNkZWZpbmUgU0VOSU5G OF9NVVhfQ1RSTF9TRU5JTkZfVlNZTkNfUE9MX01BU0sgKDB4MSA8PCA5KQo+PiArI2RlZmluZSBT RU5JTkY4X01VWF9DVFJMX1NFTklORl9IU1lOQ19QT0xfU0hJRlQgMTAKPj4gKyNkZWZpbmUgU0VO SU5GOF9NVVhfQ1RSTF9TRU5JTkZfSFNZTkNfUE9MX01BU0sgKDB4MSA8PCAxMCkKPj4gKyNkZWZp bmUgU0VOSU5GOF9NVVhfQ1RSTF9PVkVSUlVOX1JTVF9FTl9TSElGVCAgMTEKPj4gKyNkZWZpbmUg U0VOSU5GOF9NVVhfQ1RSTF9PVkVSUlVOX1JTVF9FTl9NQVNLICAgKDB4MSA8PCAxMSkKPj4gKyNk ZWZpbmUgU0VOSU5GOF9NVVhfQ1RSTF9TRU5JTkZfU1JDX1NFTF9TSElGVCAgMTIKPj4gKyNkZWZp bmUgU0VOSU5GOF9NVVhfQ1RSTF9TRU5JTkZfU1JDX1NFTF9NQVNLICAgKDB4ZiA8PCAxMikKPj4g KyNkZWZpbmUgU0VOSU5GOF9NVVhfQ1RSTF9GSUZPX1BVU0hfRU5fU0hJRlQgICAgMTYKPj4gKyNk ZWZpbmUgU0VOSU5GOF9NVVhfQ1RSTF9GSUZPX1BVU0hfRU5fTUFTSyAgICAgKDB4M2YgPDwgMTYp Cj4+ICsjZGVmaW5lIFNFTklORjhfTVVYX0NUUkxfRklGT19GTFVTSF9FTl9TSElGVCAgIDIyCj4+ ICsjZGVmaW5lIFNFTklORjhfTVVYX0NUUkxfRklGT19GTFVTSF9FTl9NQVNLICAgICgweDNmIDw8 IDIyKQo+PiArI2RlZmluZSBTRU5JTkY4X01VWF9DVFJMX0ZJRk9fRlVMTF9XUl9FTl9TSElGVCAy OAo+PiArI2RlZmluZSBTRU5JTkY4X01VWF9DVFJMX0ZJRk9fRlVMTF9XUl9FTl9NQVNLICAoMHgz IDw8IDI4KQo+PiArI2RlZmluZSBTRU5JTkY4X01VWF9DVFJMX0NST1BfRU5fU0hJRlQgICAgICAg ICAzMAo+PiArI2RlZmluZSBTRU5JTkY4X01VWF9DVFJMX0NST1BfRU5fTUFTSyAgICAgICAgICAo MHgxIDw8IDMwKQo+PiArI2RlZmluZSBTRU5JTkY4X01VWF9DVFJMX1NFTklORl9NVVhfRU5fU0hJ RlQgICAzMQo+PiArI2RlZmluZSBTRU5JTkY4X01VWF9DVFJMX1NFTklORl9NVVhfRU5fTUFTSyAg ICAoMHgxIDw8IDMxKQo+PiArI2RlZmluZSBTRU5JTkY4X01VWF9JTlRFTiAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgMHg3RDA0Cj4+ICsjZGVmaW5lIFNFTklORjhfTVVYX0lO VEVOX1NFTklORl9PVkVSUlVOX0lSUV9FTl9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjhfTVVY X0lOVEVOX1NFTklORl9PVkVSUlVOX0lSUV9FTl9NQVNLICgweDEgPDwgMCkKPj4gKyNkZWZpbmUg U0VOSU5GOF9NVVhfSU5URU5fU0VOSU5GX0NSQ0VSUl9JUlFfRU5fU0hJRlQgMQo+PiArI2RlZmlu ZSBTRU5JTkY4X01VWF9JTlRFTl9TRU5JTkZfQ1JDRVJSX0lSUV9FTl9NQVNLICgweDEgPDwgMSkK Pj4gKyNkZWZpbmUgU0VOSU5GOF9NVVhfSU5URU5fU0VOSU5GX0ZTTUVSUl9JUlFfRU5fU0hJRlQg Mgo+PiArI2RlZmluZSBTRU5JTkY4X01VWF9JTlRFTl9TRU5JTkZfRlNNRVJSX0lSUV9FTl9NQVNL ICgweDEgPDwgMikKPj4gKyNkZWZpbmUgU0VOSU5GOF9NVVhfSU5URU5fU0VOSU5GX1ZTSVpFRVJS X0lSUV9FTl9TSElGVCAzCj4+ICsjZGVmaW5lIFNFTklORjhfTVVYX0lOVEVOX1NFTklORl9WU0la RUVSUl9JUlFfRU5fTUFTSyAoMHgxIDw8IDMpCj4+ICsjZGVmaW5lIFNFTklORjhfTVVYX0lOVEVO X1NFTklORl9IU0laRUVSUl9JUlFfRU5fU0hJRlQgNAo+PiArI2RlZmluZSBTRU5JTkY4X01VWF9J TlRFTl9TRU5JTkZfSFNJWkVFUlJfSVJRX0VOX01BU0sgKDB4MSA8PCA0KQo+PiArI2RlZmluZSBT RU5JTkY4X01VWF9JTlRFTl9TRU5JTkZfU0VOU09SX1ZTSVpFRVJSX0lSUV9FTl9TSElGVCA1Cj4+ ICsjZGVmaW5lIFNFTklORjhfTVVYX0lOVEVOX1NFTklORl9TRU5TT1JfVlNJWkVFUlJfSVJRX0VO X01BU0sgKDB4MSA8PCA1KQo+PiArI2RlZmluZSBTRU5JTkY4X01VWF9JTlRFTl9TRU5JTkZfU0VO U09SX0hTSVpFRVJSX0lSUV9FTl9TSElGVCA2Cj4+ICsjZGVmaW5lIFNFTklORjhfTVVYX0lOVEVO X1NFTklORl9TRU5TT1JfSFNJWkVFUlJfSVJRX0VOX01BU0sgKDB4MSA8PCA2KQo+PiArI2RlZmlu ZSBTRU5JTkY4X01VWF9JTlRFTl9TRU5JTkZfSVJRX0NMUl9TRUxfU0hJRlQgMzEKPj4gKyNkZWZp bmUgU0VOSU5GOF9NVVhfSU5URU5fU0VOSU5GX0lSUV9DTFJfU0VMX01BU0sgKDB4MSA8PCAzMSkK Pj4gKyNkZWZpbmUgU0VOSU5GOF9NVVhfSU5UU1RBICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgIDB4N0QwOAo+PiArI2RlZmluZSBTRU5JTkY4X01VWF9JTlRTVEFfU0VOSU5GX09W RVJSVU5fSVJRX1NUQV9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjhfTVVYX0lOVFNUQV9TRU5J TkZfT1ZFUlJVTl9JUlFfU1RBX01BU0sgKDB4MSA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkY4X01V WF9JTlRTVEFfU0VOSU5GX0NSQ0VSUl9JUlFfU1RBX1NISUZUIDEKPj4gKyNkZWZpbmUgU0VOSU5G OF9NVVhfSU5UU1RBX1NFTklORl9DUkNFUlJfSVJRX1NUQV9NQVNLICgweDEgPDwgMSkKPj4gKyNk ZWZpbmUgU0VOSU5GOF9NVVhfSU5UU1RBX1NFTklORl9GU01FUlJfSVJRX1NUQV9TSElGVCAyCj4+ ICsjZGVmaW5lIFNFTklORjhfTVVYX0lOVFNUQV9TRU5JTkZfRlNNRVJSX0lSUV9TVEFfTUFTSyAo MHgxIDw8IDIpCj4+ICsjZGVmaW5lIFNFTklORjhfTVVYX0lOVFNUQV9TRU5JTkZfVlNJWkVFUlJf SVJRX1NUQV9TSElGVCAzCj4+ICsjZGVmaW5lIFNFTklORjhfTVVYX0lOVFNUQV9TRU5JTkZfVlNJ WkVFUlJfSVJRX1NUQV9NQVNLICgweDEgPDwgMykKPj4gKyNkZWZpbmUgU0VOSU5GOF9NVVhfSU5U U1RBX1NFTklORl9IU0laRUVSUl9JUlFfU1RBX1NISUZUIDQKPj4gKyNkZWZpbmUgU0VOSU5GOF9N VVhfSU5UU1RBX1NFTklORl9IU0laRUVSUl9JUlFfU1RBX01BU0sgKDB4MSA8PCA0KQo+PiArI2Rl ZmluZSBTRU5JTkY4X01VWF9JTlRTVEFfU0VOSU5GX1NFTlNPUl9WU0laRUVSUl9JUlFfU1RBX1NI SUZUIDUKPj4gKyNkZWZpbmUgU0VOSU5GOF9NVVhfSU5UU1RBX1NFTklORl9TRU5TT1JfVlNJWkVF UlJfSVJRX1NUQV9NQVNLICgweDEgPDwgNSkKPj4gKyNkZWZpbmUgU0VOSU5GOF9NVVhfSU5UU1RB X1NFTklORl9TRU5TT1JfSFNJWkVFUlJfSVJRX1NUQV9TSElGVCA2Cj4+ICsjZGVmaW5lIFNFTklO RjhfTVVYX0lOVFNUQV9TRU5JTkZfU0VOU09SX0hTSVpFRVJSX0lSUV9TVEFfTUFTSyAoMHgxIDw8 IDYpCj4+ICsjZGVmaW5lIFNFTklORjhfTVVYX1NJWkUgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAweDdEMEMKPj4gKyNkZWZpbmUgU0VOSU5GOF9NVVhfU0laRV9TRU5JTkZf VlNJWkVfU0hJRlQgICAgMAo+PiArI2RlZmluZSBTRU5JTkY4X01VWF9TSVpFX1NFTklORl9WU0la RV9NQVNLICAgICAoMHhmZmZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjhfTVVYX1NJWkVfU0VO SU5GX0hTSVpFX1NISUZUICAgIDE2Cj4+ICsjZGVmaW5lIFNFTklORjhfTVVYX1NJWkVfU0VOSU5G X0hTSVpFX01BU0sgICAgICgweGZmZmYgPDwgMTYpCj4+ICsjZGVmaW5lIFNFTklORjhfTVVYX0RF QlVHXzEgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAweDdEMTAKPj4gKyNkZWZp bmUgU0VOSU5GOF9NVVhfREVCVUdfMV9ERUJVR19JTkZPX1NISUZUICAgMAo+PiArI2RlZmluZSBT RU5JTkY4X01VWF9ERUJVR18xX0RFQlVHX0lORk9fTUFTSyAgICAoMHhmZmZmZmZmZiA8PCAwKQo+ PiArI2RlZmluZSBTRU5JTkY4X01VWF9ERUJVR18yICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgMHg3RDE0Cj4+ICsjZGVmaW5lIFNFTklORjhfTVVYX0RFQlVHXzJfREVCVUdfSU5G T19TSElGVCAgIDAKPj4gKyNkZWZpbmUgU0VOSU5GOF9NVVhfREVCVUdfMl9ERUJVR19JTkZPX01B U0sgICAgKDB4ZmZmZmZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GOF9NVVhfREVCVUdfMyAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4N0QxOAo+PiArI2RlZmluZSBTRU5J TkY4X01VWF9ERUJVR18zX0RFQlVHX0lORk9fU0hJRlQgICAwCj4+ICsjZGVmaW5lIFNFTklORjhf TVVYX0RFQlVHXzNfREVCVUdfSU5GT19NQVNLICAgICgweGZmZmZmZmZmIDw8IDApCj4+ICsjZGVm aW5lIFNFTklORjhfTVVYX0RFQlVHXzQgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAweDdEMUMKPj4gKyNkZWZpbmUgU0VOSU5GOF9NVVhfREVCVUdfNF9ERUJVR19JTkZPX1NISUZU ICAgMAo+PiArI2RlZmluZSBTRU5JTkY4X01VWF9ERUJVR180X0RFQlVHX0lORk9fTUFTSyAgICAo MHhmZmZmZmZmZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkY4X01VWF9ERUJVR181ICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgMHg3RDIwCj4+ICsjZGVmaW5lIFNFTklORjhfTVVY X0RFQlVHXzVfREVCVUdfSU5GT19TSElGVCAgIDAKPj4gKyNkZWZpbmUgU0VOSU5GOF9NVVhfREVC VUdfNV9ERUJVR19JTkZPX01BU0sgICAgKDB4ZmZmZmZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VO SU5GOF9NVVhfREVCVUdfNiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4N0Qy NAo+PiArI2RlZmluZSBTRU5JTkY4X01VWF9ERUJVR182X0RFQlVHX0lORk9fU0hJRlQgICAwCj4+ ICsjZGVmaW5lIFNFTklORjhfTVVYX0RFQlVHXzZfREVCVUdfSU5GT19NQVNLICAgICgweGZmZmZm ZmZmIDw8IDApCj4+ICsjZGVmaW5lIFNFTklORjhfTVVYX0RFQlVHXzcgICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAweDdEMjgKPj4gKyNkZWZpbmUgU0VOSU5GOF9NVVhfREVCVUdf N19ERUJVR19JTkZPX1NISUZUICAgMAo+PiArI2RlZmluZSBTRU5JTkY4X01VWF9ERUJVR183X0RF QlVHX0lORk9fTUFTSyAgICAoMHhmZmZmZmZmZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkY4X01V WF9TUEFSRSAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHg3RDJDCj4+ICsj ZGVmaW5lIFNFTklORjhfTVVYX1NQQVJFX1NFTklORl9DUkNfU0VMX1NISUZUIDkKPj4gKyNkZWZp bmUgU0VOSU5GOF9NVVhfU1BBUkVfU0VOSU5GX0NSQ19TRUxfTUFTSyAgKDB4MyA8PCA5KQo+PiAr I2RlZmluZSBTRU5JTkY4X01VWF9TUEFSRV9TRU5JTkZfVkNOVF9TRUxfU0hJRlQgMTEKPj4gKyNk ZWZpbmUgU0VOSU5GOF9NVVhfU1BBUkVfU0VOSU5GX1ZDTlRfU0VMX01BU0sgKDB4MyA8PCAxMSkK Pj4gKyNkZWZpbmUgU0VOSU5GOF9NVVhfU1BBUkVfU0VOSU5GX0ZJRk9fRlVMTF9TRUxfU0hJRlQg MTMKPj4gKyNkZWZpbmUgU0VOSU5GOF9NVVhfU1BBUkVfU0VOSU5GX0ZJRk9fRlVMTF9TRUxfTUFT SyAoMHgxIDw8IDEzKQo+PiArI2RlZmluZSBTRU5JTkY4X01VWF9TUEFSRV9TRU5JTkZfU1BBUkVf U0hJRlQgICAxNAo+PiArI2RlZmluZSBTRU5JTkY4X01VWF9TUEFSRV9TRU5JTkZfU1BBUkVfTUFT SyAgICAoMHgzZiA8PCAxNCkKPj4gKyNkZWZpbmUgU0VOSU5GOF9NVVhfREFUQSAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4N0QzMAo+PiArI2RlZmluZSBTRU5JTkY4X01V WF9EQVRBX1NFTklORl9EQVRBMF9TSElGVCAgICAwCj4+ICsjZGVmaW5lIFNFTklORjhfTVVYX0RB VEFfU0VOSU5GX0RBVEEwX01BU0sgICAgICgweGZmZmYgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5G OF9NVVhfREFUQV9TRU5JTkZfREFUQTFfU0hJRlQgICAgMTYKPj4gKyNkZWZpbmUgU0VOSU5GOF9N VVhfREFUQV9TRU5JTkZfREFUQTFfTUFTSyAgICAgKDB4ZmZmZiA8PCAxNikKPj4gKyNkZWZpbmUg U0VOSU5GOF9NVVhfREFUQV9DTlQgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDB4 N0QzNAo+PiArI2RlZmluZSBTRU5JTkY4X01VWF9EQVRBX0NOVF9TRU5JTkZfREFUQV9DTlRfU0hJ RlQgMAo+PiArI2RlZmluZSBTRU5JTkY4X01VWF9EQVRBX0NOVF9TRU5JTkZfREFUQV9DTlRfTUFT SyAoMHhmZmZmZmZmZiA8PCAwKQo+PiArI2RlZmluZSBTRU5JTkY4X01VWF9DUk9QICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgMHg3RDM4Cj4+ICsjZGVmaW5lIFNFTklORjhf TVVYX0NST1BfU0VOSU5GX0NST1BfWDFfU0hJRlQgIDAKPj4gKyNkZWZpbmUgU0VOSU5GOF9NVVhf Q1JPUF9TRU5JTkZfQ1JPUF9YMV9NQVNLICAgKDB4ZmZmZiA8PCAwKQo+PiArI2RlZmluZSBTRU5J TkY4X01VWF9DUk9QX1NFTklORl9DUk9QX1gyX1NISUZUICAxNgo+PiArI2RlZmluZSBTRU5JTkY4 X01VWF9DUk9QX1NFTklORl9DUk9QX1gyX01BU0sgICAoMHhmZmZmIDw8IDE2KQo+PiArI2RlZmlu ZSBTRU5JTkY4X01VWF9DVFJMX0VYVCAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg MHg3RDNDCj4+ICsjZGVmaW5lIFNFTklORjhfTVVYX0NUUkxfRVhUX1NFTklORl9TUkNfU0VMX0VY VF9TSElGVCAwCj4+ICsjZGVmaW5lIFNFTklORjhfTVVYX0NUUkxfRVhUX1NFTklORl9TUkNfU0VM X0VYVF9NQVNLICgweDMgPDwgMCkKPj4gKyNkZWZpbmUgU0VOSU5GOF9NVVhfQ1RSTF9FWFRfU0VO SU5GX1BJWF9TRUxfRVhUX1NISUZUIDQKPj4gKyNkZWZpbmUgU0VOSU5GOF9NVVhfQ1RSTF9FWFRf U0VOSU5GX1BJWF9TRUxfRVhUX01BU0sgKDB4MSA8PCA0KQo+IAo+IEFkZCBhIG5ldyBsaW5lIGhl cmUKPiAKPj4gKyNlbmRpZgo+PiAKPiAKPiBUaGFua3MKPiBIZWxlbgo+IAo+ICoqKioqKioqKioq KiogTUVESUFURUsgQ29uZmlkZW50aWFsaXR5IE5vdGljZQo+ICAqKioqKioqKioqKioqKioqKioq Kgo+IFRoZSBpbmZvcm1hdGlvbiBjb250YWluZWQgaW4gdGhpcyBlLW1haWwgbWVzc2FnZSAoaW5j bHVkaW5nIGFueSAKPiBhdHRhY2htZW50cykgbWF5IGJlIGNvbmZpZGVudGlhbCwgcHJvcHJpZXRh cnksIHByaXZpbGVnZWQsIG9yIG90aGVyd2lzZQo+IGV4ZW1wdCBmcm9tIGRpc2Nsb3N1cmUgdW5k ZXIgYXBwbGljYWJsZSBsYXdzLiBJdCBpcyBpbnRlbmRlZCB0byBiZSAKPiBjb252ZXllZCBvbmx5 IHRvIHRoZSBkZXNpZ25hdGVkIHJlY2lwaWVudChzKS4gQW55IHVzZSwgZGlzc2VtaW5hdGlvbiwg Cj4gZGlzdHJpYnV0aW9uLCBwcmludGluZywgcmV0YWluaW5nIG9yIGNvcHlpbmcgb2YgdGhpcyBl LW1haWwgKGluY2x1ZGluZyBpdHMgCj4gYXR0YWNobWVudHMpIGJ5IHVuaW50ZW5kZWQgcmVjaXBp ZW50KHMpIGlzIHN0cmljdGx5IHByb2hpYml0ZWQgYW5kIG1heSAKPiBiZSB1bmxhd2Z1bC4gSWYg eW91IGFyZSBub3QgYW4gaW50ZW5kZWQgcmVjaXBpZW50IG9mIHRoaXMgZS1tYWlsLCBvciBiZWxp ZXZlCj4gIAo+IHRoYXQgeW91IGhhdmUgcmVjZWl2ZWQgdGhpcyBlLW1haWwgaW4gZXJyb3IsIHBs ZWFzZSBub3RpZnkgdGhlIHNlbmRlciAKPiBpbW1lZGlhdGVseSAoYnkgcmVwbHlpbmcgdG8gdGhp cyBlLW1haWwpLCBkZWxldGUgYW55IGFuZCBhbGwgY29waWVzIG9mIAo+IHRoaXMgZS1tYWlsIChp bmNsdWRpbmcgYW55IGF0dGFjaG1lbnRzKSBmcm9tIHlvdXIgc3lzdGVtLCBhbmQgZG8gbm90Cj4g ZGlzY2xvc2UgdGhlIGNvbnRlbnQgb2YgdGhpcyBlLW1haWwgdG8gYW55IG90aGVyIHBlcnNvbi4g VGhhbmsgeW91IQo+IAoKX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19f X19fX18KTGludXgtbWVkaWF0ZWsgbWFpbGluZyBsaXN0CkxpbnV4LW1lZGlhdGVrQGxpc3RzLmlu ZnJhZGVhZC5vcmcKaHR0cDovL2xpc3RzLmluZnJhZGVhZC5vcmcvbWFpbG1hbi9saXN0aW5mby9s aW51eC1tZWRpYXRlawo=