From mboxrd@z Thu Jan 1 00:00:00 1970 From: Jorge Ramirez Subject: Re: [PATCH v2 1/2] dt-bindings: Add Qualcomm USB Super-Speed PHY bindings Date: Tue, 5 Feb 2019 12:02:03 +0100 Message-ID: References: <1548761715-4004-1-git-send-email-jorge.ramirez-ortiz@linaro.org> <1548761715-4004-2-git-send-email-jorge.ramirez-ortiz@linaro.org> <20190130200218.GB5908@bogus> Mime-Version: 1.0 Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Return-path: In-Reply-To: <20190130200218.GB5908@bogus> Content-Language: en-US List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=m.gmane.org@lists.infradead.org To: Rob Herring Cc: mark.rutland@arm.com, devicetree@vger.kernel.org, jackp@codeaurora.org, shawn.guo@linaro.org, gregkh@linuxfoundation.org, linux-usb@vger.kernel.org, khasim.mohammed@linaro.org, linux-kernel@vger.kernel.org, swboyd@chromium.org, vkoul@kernel.org, bjorn.andersson@linaro.org, linux-arm-msm@vger.kernel.org, andy.gross@linaro.org, kishon@ti.com, linux-arm-kernel@lists.infradead.org List-Id: linux-arm-msm@vger.kernel.org On 1/30/19 21:02, Rob Herring wrote: > On Tue, Jan 29, 2019 at 12:35:14PM +0100, Jorge Ramirez-Ortiz wrote: >> Binding description for Qualcomm's Synopsys 1.0.0 super-speed PHY >> controller embedded in QCS404. >> >> Based on Sriharsha Allenki's original >> definitions. >> >> Signed-off-by: Jorge Ramirez-Ortiz >> --- >> .../devicetree/bindings/usb/qcom,usb-ssphy.txt | 73 ++++++++++++++++++++++ >> 1 file changed, 73 insertions(+) >> create mode 100644 Documentation/devicetree/bindings/usb/qcom,usb-ssphy.txt >> >> diff --git a/Documentation/devicetree/bindings/usb/qcom,usb-ssphy.txt b/Documentation/devicetree/bindings/usb/qcom,usb-ssphy.txt >> new file mode 100644 >> index 0000000..8ef6e39 >> --- /dev/null >> +++ b/Documentation/devicetree/bindings/usb/qcom,usb-ssphy.txt >> @@ -0,0 +1,73 @@ >> +Qualcomm Synopsys 1.0.0 SS phy controller >> +=========================================== >> + >> +Synopsys 1.0.0 ss phy controller supports SS usb connectivity on Qualcomm >> +chipsets >> + >> +Required properties: >> + >> +- compatible: >> + Value type: >> + Definition: Should contain "qcom,usb-ssphy". > > This is in no way specific enough. ok. will remove the old unused bindings and reuse qcom,dwc3-ss-usb-phy > >> + >> +- reg: >> + Value type: >> + Definition: USB PHY base address and length of the register map. >> + >> +- #phy-cells: >> + Value type: >> + Definition: Should be 0. See phy/phy-bindings.txt for details. >> + >> +- clocks: >> + Value type: >> + Definition: See clock-bindings.txt section "consumers". List of >> + three clock specifiers for reference, phy core and >> + pipe clocks. >> + >> +- clock-names: >> + Value type: >> + Definition: Names of the clocks in 1-1 correspondence with the "clocks" >> + property. Must contain "ref", "phy" and "pipe". >> + >> +- vdd-supply: >> + Value type: >> + Definition: phandle to the regulator VDD supply node. >> + >> +- vdda1p8-supply: >> + Value type: >> + Definition: phandle to the regulator 1.8V supply node. >> + >> + >> +Optional child nodes: >> + >> +- vbus-supply: >> + Value type: >> + Definition: phandle to the VBUS supply node. > > Does the phy actually get supplied by Vbus? If not, then Vbus supply > should be defined in a USB connector node. yes per the documentation vbus can optionally be routed to the phy to drive a signal to the controller. > >> + >> +- resets: >> + Value type: >> + Definition: See reset.txt section "consumers". PHY reset specifiers >> + for phy core and COR resets. > > COR or COM? com > > Looks to me the order is reversed. yes > >> + >> +- reset-names: >> + Value type: >> + Definition: Names of the resets in 1-1 correspondence with the "resets" >> + property. Must contain "com" and "phy". >> + >> +Example: >> + >> +usb3_phy: phy@78000 { > > usb3-phy@... ok > >> + compatible = "qcom,usb-ssphy"; >> + reg = <0x78000 0x400>; >> + #phy-cells = <0>; >> + clocks = <&rpmcc RPM_SMD_LN_BB_CLK>, >> + <&gcc GCC_USB_HS_PHY_CFG_AHB_CLK>, >> + <&gcc GCC_USB3_PHY_PIPE_CLK>; >> + clock-names = "ref", "phy", "pipe"; >> + resets = <&gcc GCC_USB3_PHY_BCR>, >> + <&gcc GCC_USB3PHY_PHY_BCR>; >> + reset-names = "com", "phy"; >> + vdd-supply = <&vreg_l3_1p05>; >> + vdda1p8-supply = <&vreg_l5_1p8>; >> + vbus-supply = <&usb3_vbus_reg>; >> +}; >> -- >> 2.7.4 >> > From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-7.1 required=3.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, SIGNED_OFF_BY,SPF_PASS,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id EE93EC282CB for ; Tue, 5 Feb 2019 11:02:12 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id B67652083B for ; Tue, 5 Feb 2019 11:02:12 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="vgXrTfZQ" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728310AbfBELCI (ORCPT ); Tue, 5 Feb 2019 06:02:08 -0500 Received: from mail-wm1-f65.google.com ([209.85.128.65]:36333 "EHLO mail-wm1-f65.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728088AbfBELCI (ORCPT ); Tue, 5 Feb 2019 06:02:08 -0500 Received: by mail-wm1-f65.google.com with SMTP id p6so3132893wmc.1 for ; Tue, 05 Feb 2019 03:02:06 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=subject:to:cc:references:from:message-id:date:user-agent :mime-version:in-reply-to:content-language:content-transfer-encoding; bh=AHCRNsN/DXOVQgOjKjbrzcLFvgqEVSD2eE2iN0OqNho=; b=vgXrTfZQgycBb0HIz8O+OoGKxucePKyhMLJY6eGuUddq6d5gFowky9MLYVYHppVPKb +ge7c7fGa+92VTTD4X5Ph3fCW5KeK7y4+JC1nHVIz3D0hL7jDCD32Xmgt6xivG43Ph8/ sAL0Lz7tHlNVzRbOytJmxpd3Juox07j0/8v9DzilxcfWCsTk73V9soGBCZVuafHQN0Pa 1BECcmEgM/vj2LBuCf2abQbKL+zK7v4+XLWt9txh4Kg1BpYA7YS11MdEY52HSkDc/TRF Kmm9y68OIpxTJMtECoobW23Job27hUCRdAirNS/r5iQ0kWviQJY+NYAE48Q9tbhz1F6s e1Vw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:subject:to:cc:references:from:message-id:date :user-agent:mime-version:in-reply-to:content-language :content-transfer-encoding; bh=AHCRNsN/DXOVQgOjKjbrzcLFvgqEVSD2eE2iN0OqNho=; b=Fa98vJjiq0W0G53UArKFvnLX4zMRNBKtptRiknpKKujX6RcWtJd8ZPuI2UbO/RJebk HOSeS40JUnmGiZv3I+2FAx7FLlEQRl4MQnFIiLs9p2VfTlUwEjntBYi2CehjkN0jSJQ1 RjMBhJ8/gf0u4hmSKRiaTXwwRHH5bgAudmNSq6OtWnsjH9LF6nL5QSohpaih5H306qrD gZc0fF0Ar9bkFCtJJMorFvr+Bzx05DjqtJ37+UOLYUDlBZcQX8sP5KFO9cors+MRtOFZ fau2rm/w96aWpiFSeRP/DvjMjQofdp19zmG/aUqAzaf3R5RPs2MPf58GiMUWcrERd6Cp iv5Q== X-Gm-Message-State: AHQUAubBUgK7Z8v4Rf1Hx9TA5ZgdU8eoCp1aUKaLbMXectVqaV2SOS6R 7gkNYwoJdwHXIyHY0wPfB4WOwRWegQo= X-Google-Smtp-Source: AHgI3Ib+rdCZnDCe6jYriM9DqrUUqwck14LS/t0G23s5MJSChKFOgnKAZGPIEeB0fLOQr91yHWgE+Q== X-Received: by 2002:a1c:cbcb:: with SMTP id b194mr3017944wmg.64.1549364525872; Tue, 05 Feb 2019 03:02:05 -0800 (PST) Received: from [192.168.1.2] (119.red-83-34-190.dynamicip.rima-tde.net. [83.34.190.119]) by smtp.gmail.com with ESMTPSA id c9sm7193314wrs.84.2019.02.05.03.02.04 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 05 Feb 2019 03:02:05 -0800 (PST) Subject: Re: [PATCH v2 1/2] dt-bindings: Add Qualcomm USB Super-Speed PHY bindings To: Rob Herring Cc: gregkh@linuxfoundation.org, mark.rutland@arm.com, kishon@ti.com, jackp@codeaurora.org, andy.gross@linaro.org, swboyd@chromium.org, shawn.guo@linaro.org, vkoul@kernel.org, bjorn.andersson@linaro.org, khasim.mohammed@linaro.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-arm-msm@vger.kernel.org, linux-usb@vger.kernel.org, linux-kernel@vger.kernel.org References: <1548761715-4004-1-git-send-email-jorge.ramirez-ortiz@linaro.org> <1548761715-4004-2-git-send-email-jorge.ramirez-ortiz@linaro.org> <20190130200218.GB5908@bogus> From: Jorge Ramirez Message-ID: Date: Tue, 5 Feb 2019 12:02:03 +0100 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101 Thunderbird/60.2.1 MIME-Version: 1.0 In-Reply-To: <20190130200218.GB5908@bogus> Content-Type: text/plain; charset=utf-8 Content-Language: en-US Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 1/30/19 21:02, Rob Herring wrote: > On Tue, Jan 29, 2019 at 12:35:14PM +0100, Jorge Ramirez-Ortiz wrote: >> Binding description for Qualcomm's Synopsys 1.0.0 super-speed PHY >> controller embedded in QCS404. >> >> Based on Sriharsha Allenki's original >> definitions. >> >> Signed-off-by: Jorge Ramirez-Ortiz >> --- >> .../devicetree/bindings/usb/qcom,usb-ssphy.txt | 73 ++++++++++++++++++++++ >> 1 file changed, 73 insertions(+) >> create mode 100644 Documentation/devicetree/bindings/usb/qcom,usb-ssphy.txt >> >> diff --git a/Documentation/devicetree/bindings/usb/qcom,usb-ssphy.txt b/Documentation/devicetree/bindings/usb/qcom,usb-ssphy.txt >> new file mode 100644 >> index 0000000..8ef6e39 >> --- /dev/null >> +++ b/Documentation/devicetree/bindings/usb/qcom,usb-ssphy.txt >> @@ -0,0 +1,73 @@ >> +Qualcomm Synopsys 1.0.0 SS phy controller >> +=========================================== >> + >> +Synopsys 1.0.0 ss phy controller supports SS usb connectivity on Qualcomm >> +chipsets >> + >> +Required properties: >> + >> +- compatible: >> + Value type: >> + Definition: Should contain "qcom,usb-ssphy". > > This is in no way specific enough. ok. will remove the old unused bindings and reuse qcom,dwc3-ss-usb-phy > >> + >> +- reg: >> + Value type: >> + Definition: USB PHY base address and length of the register map. >> + >> +- #phy-cells: >> + Value type: >> + Definition: Should be 0. See phy/phy-bindings.txt for details. >> + >> +- clocks: >> + Value type: >> + Definition: See clock-bindings.txt section "consumers". List of >> + three clock specifiers for reference, phy core and >> + pipe clocks. >> + >> +- clock-names: >> + Value type: >> + Definition: Names of the clocks in 1-1 correspondence with the "clocks" >> + property. Must contain "ref", "phy" and "pipe". >> + >> +- vdd-supply: >> + Value type: >> + Definition: phandle to the regulator VDD supply node. >> + >> +- vdda1p8-supply: >> + Value type: >> + Definition: phandle to the regulator 1.8V supply node. >> + >> + >> +Optional child nodes: >> + >> +- vbus-supply: >> + Value type: >> + Definition: phandle to the VBUS supply node. > > Does the phy actually get supplied by Vbus? If not, then Vbus supply > should be defined in a USB connector node. yes per the documentation vbus can optionally be routed to the phy to drive a signal to the controller. > >> + >> +- resets: >> + Value type: >> + Definition: See reset.txt section "consumers". PHY reset specifiers >> + for phy core and COR resets. > > COR or COM? com > > Looks to me the order is reversed. yes > >> + >> +- reset-names: >> + Value type: >> + Definition: Names of the resets in 1-1 correspondence with the "resets" >> + property. Must contain "com" and "phy". >> + >> +Example: >> + >> +usb3_phy: phy@78000 { > > usb3-phy@... ok > >> + compatible = "qcom,usb-ssphy"; >> + reg = <0x78000 0x400>; >> + #phy-cells = <0>; >> + clocks = <&rpmcc RPM_SMD_LN_BB_CLK>, >> + <&gcc GCC_USB_HS_PHY_CFG_AHB_CLK>, >> + <&gcc GCC_USB3_PHY_PIPE_CLK>; >> + clock-names = "ref", "phy", "pipe"; >> + resets = <&gcc GCC_USB3_PHY_BCR>, >> + <&gcc GCC_USB3PHY_PHY_BCR>; >> + reset-names = "com", "phy"; >> + vdd-supply = <&vreg_l3_1p05>; >> + vdda1p8-supply = <&vreg_l5_1p8>; >> + vbus-supply = <&usb3_vbus_reg>; >> +}; >> -- >> 2.7.4 >> > From mboxrd@z Thu Jan 1 00:00:00 1970 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: base64 Subject: [v2,1/2] dt-bindings: Add Qualcomm USB Super-Speed PHY bindings From: Jorge Ramirez Message-Id: Date: Tue, 5 Feb 2019 12:02:03 +0100 To: Rob Herring Cc: gregkh@linuxfoundation.org, mark.rutland@arm.com, kishon@ti.com, jackp@codeaurora.org, andy.gross@linaro.org, swboyd@chromium.org, shawn.guo@linaro.org, vkoul@kernel.org, bjorn.andersson@linaro.org, khasim.mohammed@linaro.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-arm-msm@vger.kernel.org, linux-usb@vger.kernel.org, linux-kernel@vger.kernel.org List-ID: T24gMS8zMC8xOSAyMTowMiwgUm9iIEhlcnJpbmcgd3JvdGU6Cj4gT24gVHVlLCBKYW4gMjksIDIw MTkgYXQgMTI6MzU6MTRQTSArMDEwMCwgSm9yZ2UgUmFtaXJlei1PcnRpeiB3cm90ZToKPj4gQmlu ZGluZyBkZXNjcmlwdGlvbiBmb3IgUXVhbGNvbW0ncyBTeW5vcHN5cyAxLjAuMCBzdXBlci1zcGVl ZCBQSFkKPj4gY29udHJvbGxlciBlbWJlZGRlZCBpbiBRQ1M0MDQuCj4+Cj4+IEJhc2VkIG9uIFNy aWhhcnNoYSBBbGxlbmtpJ3MgPHNhbGxlbmtpQGNvZGVhdXJvcmEub3JnPiBvcmlnaW5hbAo+PiBk ZWZpbml0aW9ucy4KPj4KPj4gU2lnbmVkLW9mZi1ieTogSm9yZ2UgUmFtaXJlei1PcnRpeiA8am9y Z2UucmFtaXJlei1vcnRpekBsaW5hcm8ub3JnPgo+PiAtLS0KPj4gIC4uLi9kZXZpY2V0cmVlL2Jp bmRpbmdzL3VzYi9xY29tLHVzYi1zc3BoeS50eHQgICAgIHwgNzMgKysrKysrKysrKysrKysrKysr KysrKwo+PiAgMSBmaWxlIGNoYW5nZWQsIDczIGluc2VydGlvbnMoKykKPj4gIGNyZWF0ZSBtb2Rl IDEwMDY0NCBEb2N1bWVudGF0aW9uL2RldmljZXRyZWUvYmluZGluZ3MvdXNiL3Fjb20sdXNiLXNz cGh5LnR4dAo+Pgo+PiBkaWZmIC0tZ2l0IGEvRG9jdW1lbnRhdGlvbi9kZXZpY2V0cmVlL2JpbmRp bmdzL3VzYi9xY29tLHVzYi1zc3BoeS50eHQgYi9Eb2N1bWVudGF0aW9uL2RldmljZXRyZWUvYmlu ZGluZ3MvdXNiL3Fjb20sdXNiLXNzcGh5LnR4dAo+PiBuZXcgZmlsZSBtb2RlIDEwMDY0NAo+PiBp bmRleCAwMDAwMDAwLi44ZWY2ZTM5Cj4+IC0tLSAvZGV2L251bGwKPj4gKysrIGIvRG9jdW1lbnRh dGlvbi9kZXZpY2V0cmVlL2JpbmRpbmdzL3VzYi9xY29tLHVzYi1zc3BoeS50eHQKPj4gQEAgLTAs MCArMSw3MyBAQAo+PiArUXVhbGNvbW0gU3lub3BzeXMgMS4wLjAgU1MgcGh5IGNvbnRyb2xsZXIK Pj4gKz09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT0KPj4gKwo+PiAr U3lub3BzeXMgMS4wLjAgc3MgcGh5IGNvbnRyb2xsZXIgc3VwcG9ydHMgU1MgdXNiIGNvbm5lY3Rp dml0eSBvbiBRdWFsY29tbQo+PiArY2hpcHNldHMKPj4gKwo+PiArUmVxdWlyZWQgcHJvcGVydGll czoKPj4gKwo+PiArLSBjb21wYXRpYmxlOgo+PiArICAgIFZhbHVlIHR5cGU6IDxzdHJpbmc+Cj4+ ICsgICAgRGVmaW5pdGlvbjogU2hvdWxkIGNvbnRhaW4gInFjb20sdXNiLXNzcGh5Ii4KPiAKPiBU aGlzIGlzIGluIG5vIHdheSBzcGVjaWZpYyBlbm91Z2guCgpvay4gd2lsbCByZW1vdmUgdGhlIG9s ZCB1bnVzZWQgYmluZGluZ3MgYW5kIHJldXNlIHFjb20sZHdjMy1zcy11c2ItcGh5Cgo+IAo+PiAr Cj4+ICstIHJlZzoKPj4gKyAgICBWYWx1ZSB0eXBlOiA8cHJvcC1lbmNvZGVkLWFycmF5Pgo+PiAr ICAgIERlZmluaXRpb246IFVTQiBQSFkgYmFzZSBhZGRyZXNzIGFuZCBsZW5ndGggb2YgdGhlIHJl Z2lzdGVyIG1hcC4KPj4gKwo+PiArLSAjcGh5LWNlbGxzOgo+PiArICAgIFZhbHVlIHR5cGU6IDx1 MzI+Cj4+ICsgICAgRGVmaW5pdGlvbjogU2hvdWxkIGJlIDAuIFNlZSBwaHkvcGh5LWJpbmRpbmdz LnR4dCBmb3IgZGV0YWlscy4KPj4gKwo+PiArLSBjbG9ja3M6Cj4+ICsgICAgVmFsdWUgdHlwZTog PHByb3AtZW5jb2RlZC1hcnJheT4KPj4gKyAgICBEZWZpbml0aW9uOiBTZWUgY2xvY2stYmluZGlu Z3MudHh0IHNlY3Rpb24gImNvbnN1bWVycyIuIExpc3Qgb2YKPj4gKwkJIHRocmVlIGNsb2NrIHNw ZWNpZmllcnMgZm9yIHJlZmVyZW5jZSwgcGh5IGNvcmUgYW5kCj4+ICsJCSBwaXBlIGNsb2Nrcy4K Pj4gKwo+PiArLSBjbG9jay1uYW1lczoKPj4gKyAgICBWYWx1ZSB0eXBlOiA8c3RyaW5nPgo+PiAr ICAgIERlZmluaXRpb246IE5hbWVzIG9mIHRoZSBjbG9ja3MgaW4gMS0xIGNvcnJlc3BvbmRlbmNl IHdpdGggdGhlICJjbG9ja3MiCj4+ICsJCSBwcm9wZXJ0eS4gTXVzdCBjb250YWluICJyZWYiLCAi cGh5IiBhbmQgInBpcGUiLgo+PiArCj4+ICstIHZkZC1zdXBwbHk6Cj4+ICsgICAgVmFsdWUgdHlw ZTogPHBoYW5kbGU+Cj4+ICsgICAgRGVmaW5pdGlvbjogcGhhbmRsZSB0byB0aGUgcmVndWxhdG9y IFZERCBzdXBwbHkgbm9kZS4KPj4gKwo+PiArLSB2ZGRhMXA4LXN1cHBseToKPj4gKyAgICBWYWx1 ZSB0eXBlOiA8cGhhbmRsZT4KPj4gKyAgICBEZWZpbml0aW9uOiBwaGFuZGxlIHRvIHRoZSByZWd1 bGF0b3IgMS44ViBzdXBwbHkgbm9kZS4KPj4gKwo+PiArCj4+ICtPcHRpb25hbCBjaGlsZCBub2Rl czoKPj4gKwo+PiArLSB2YnVzLXN1cHBseToKPj4gKyAgICBWYWx1ZSB0eXBlOiA8cGhhbmRsZT4K Pj4gKyAgICBEZWZpbml0aW9uOiBwaGFuZGxlIHRvIHRoZSBWQlVTIHN1cHBseSBub2RlLgo+IAo+ IERvZXMgdGhlIHBoeSBhY3R1YWxseSBnZXQgc3VwcGxpZWQgYnkgVmJ1cz8gSWYgbm90LCB0aGVu IFZidXMgc3VwcGx5IAo+IHNob3VsZCBiZSBkZWZpbmVkIGluIGEgVVNCIGNvbm5lY3RvciBub2Rl LgoKeWVzIHBlciB0aGUgZG9jdW1lbnRhdGlvbiB2YnVzIGNhbiBvcHRpb25hbGx5IGJlIHJvdXRl ZCB0byB0aGUgcGh5IHRvCmRyaXZlIGEgc2lnbmFsIHRvIHRoZSBjb250cm9sbGVyLgoKCj4gCj4+ ICsKPj4gKy0gcmVzZXRzOgo+PiArICAgIFZhbHVlIHR5cGU6IDxwcm9wLWVuY29kZWQtYXJyYXk+ Cj4+ICsgICAgRGVmaW5pdGlvbjogU2VlIHJlc2V0LnR4dCBzZWN0aW9uICJjb25zdW1lcnMiLiBQ SFkgcmVzZXQgc3BlY2lmaWVycwo+PiArCQkgZm9yIHBoeSBjb3JlIGFuZCBDT1IgcmVzZXRzLgo+ IAo+IENPUiBvciBDT00/Cgpjb20KPiAKPiBMb29rcyB0byBtZSB0aGUgb3JkZXIgaXMgcmV2ZXJz ZWQuCgp5ZXMKCj4gCj4+ICsKPj4gKy0gcmVzZXQtbmFtZXM6Cj4+ICsgICAgVmFsdWUgdHlwZTog PHN0cmluZz4KPj4gKyAgICBEZWZpbml0aW9uOiBOYW1lcyBvZiB0aGUgcmVzZXRzIGluIDEtMSBj b3JyZXNwb25kZW5jZSB3aXRoIHRoZSAicmVzZXRzIgo+PiArCQkgcHJvcGVydHkuIE11c3QgY29u dGFpbiAiY29tIiBhbmQgInBoeSIuCj4+ICsKPj4gK0V4YW1wbGU6Cj4+ICsKPj4gK3VzYjNfcGh5 OiBwaHlANzgwMDAgewo+IAo+IHVzYjMtcGh5QC4uLgoKb2sKCj4gCj4+ICsJY29tcGF0aWJsZSA9 ICJxY29tLHVzYi1zc3BoeSI7Cj4+ICsJcmVnID0gPDB4NzgwMDAgMHg0MDA+Owo+PiArCSNwaHkt Y2VsbHMgPSA8MD47Cj4+ICsJY2xvY2tzID0gPCZycG1jYyBSUE1fU01EX0xOX0JCX0NMSz4sCj4+ ICsJCSA8JmdjYyBHQ0NfVVNCX0hTX1BIWV9DRkdfQUhCX0NMSz4sCj4+ICsJCSA8JmdjYyBHQ0Nf VVNCM19QSFlfUElQRV9DTEs+Owo+PiArCWNsb2NrLW5hbWVzID0gInJlZiIsICJwaHkiLCAicGlw ZSI7Cj4+ICsJcmVzZXRzID0gPCZnY2MgR0NDX1VTQjNfUEhZX0JDUj4sCj4+ICsJCSA8JmdjYyBH Q0NfVVNCM1BIWV9QSFlfQkNSPjsKPj4gKwlyZXNldC1uYW1lcyA9ICJjb20iLCAicGh5IjsKPj4g Kwl2ZGQtc3VwcGx5ID0gPCZ2cmVnX2wzXzFwMDU+Owo+PiArCXZkZGExcDgtc3VwcGx5ID0gPCZ2 cmVnX2w1XzFwOD47Cj4+ICsJdmJ1cy1zdXBwbHkgPSA8JnVzYjNfdmJ1c19yZWc+Owo+PiArfTsK Pj4gLS0gCj4+IDIuNy40Cj4+Cj4K From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-7.0 required=3.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, SIGNED_OFF_BY,SPF_PASS,URIBL_BLOCKED autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 11B19C282D7 for ; Tue, 5 Feb 2019 11:02:13 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id D502D2145D for ; Tue, 5 Feb 2019 11:02:12 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="MKL5X/2Q"; dkim=fail reason="signature verification failed" (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="vgXrTfZQ" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org D502D2145D Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=linaro.org Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+infradead-linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20170209; h=Sender: Content-Transfer-Encoding:Content-Type:Cc:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:In-Reply-To:MIME-Version:Date: Message-ID:From:References:To:Subject:Reply-To:Content-ID:Content-Description :Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=QxBHrX4tQmN3l4akn7VUYZbeBNzd5eudtml9IkE+K98=; b=MKL5X/2Qi6AteQ mhTeTcDxp8N+Ex9NhrM1gg0AlJlnxV4rAvU+0l5fB5q1Q1b9urWK58hT3yH+woDpInuOVf67H2H+K /g8XFs45EieokvYNjAGDkvk0Aw/KI8a6HuSHGL6+rmj3BuAxxIrY7ksXzFV9KJbTQ+3oOpoD20rNG 0cjGikCl95PbBg/NSXAdClOX1Nenomxbb82NFxY3OdOBPFecMlINY/0TtIVAEQqISLAFEen3b7vhk B+dKEV28r1HMsb7LrOyfdw84ISsy7dwIuEWZhhvaWO1o8Ww6Xf45Wk+kY7PU2wfOaqfcf/jdCgmf9 Fvfnf4NwFH5OO9hFMhkw==; Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.90_1 #2 (Red Hat Linux)) id 1gqyUV-0004S7-SC; Tue, 05 Feb 2019 11:02:11 +0000 Received: from mail-wm1-x341.google.com ([2a00:1450:4864:20::341]) by bombadil.infradead.org with esmtps (Exim 4.90_1 #2 (Red Hat Linux)) id 1gqyUS-0004Rh-U1 for linux-arm-kernel@lists.infradead.org; Tue, 05 Feb 2019 11:02:10 +0000 Received: by mail-wm1-x341.google.com with SMTP id f188so3099630wmf.5 for ; Tue, 05 Feb 2019 03:02:07 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=subject:to:cc:references:from:message-id:date:user-agent :mime-version:in-reply-to:content-language:content-transfer-encoding; bh=AHCRNsN/DXOVQgOjKjbrzcLFvgqEVSD2eE2iN0OqNho=; b=vgXrTfZQgycBb0HIz8O+OoGKxucePKyhMLJY6eGuUddq6d5gFowky9MLYVYHppVPKb +ge7c7fGa+92VTTD4X5Ph3fCW5KeK7y4+JC1nHVIz3D0hL7jDCD32Xmgt6xivG43Ph8/ sAL0Lz7tHlNVzRbOytJmxpd3Juox07j0/8v9DzilxcfWCsTk73V9soGBCZVuafHQN0Pa 1BECcmEgM/vj2LBuCf2abQbKL+zK7v4+XLWt9txh4Kg1BpYA7YS11MdEY52HSkDc/TRF Kmm9y68OIpxTJMtECoobW23Job27hUCRdAirNS/r5iQ0kWviQJY+NYAE48Q9tbhz1F6s e1Vw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:subject:to:cc:references:from:message-id:date :user-agent:mime-version:in-reply-to:content-language :content-transfer-encoding; bh=AHCRNsN/DXOVQgOjKjbrzcLFvgqEVSD2eE2iN0OqNho=; b=FfIQtQ48JajICzXeHxSk+DXZMiryts0g0Qqj7OIRMET1bcDrdkYLFpeCbGRlbhFj/O /C4eSYvRnSEPR3NaPyDNe3kyB5qV0zIXs1XB1Z8VsB8CmksCwKgH7YAVcCVXLQlUhdr5 y4YW4ZKKp/1PiIsPrg4ge6ZwBgS1AwoNr4rh5B7K5eUnLEohwmSRCAW7p8NSKvm8qUQJ yWpiYw4Hl416Z+zmju3um2S4g1xD3yQ5e+OrcMz05Mg6jEYzcAanvyROknzIBQA6Freg zimHDjB/Phusg+WwhTmzE20KMaBCU/0VTNqR2DHB43KbS1OoKciPCeRcb1Dln1th95wU Mj8g== X-Gm-Message-State: AHQUAuZTkWg4RcivoMBAyUDibUtnRgw2ne/MFJFamURW8gC6I3W8Qmwo 7yT0i0mWE9a3Kk/wwYD5kLM8pA== X-Google-Smtp-Source: AHgI3Ib+rdCZnDCe6jYriM9DqrUUqwck14LS/t0G23s5MJSChKFOgnKAZGPIEeB0fLOQr91yHWgE+Q== X-Received: by 2002:a1c:cbcb:: with SMTP id b194mr3017944wmg.64.1549364525872; Tue, 05 Feb 2019 03:02:05 -0800 (PST) Received: from [192.168.1.2] (119.red-83-34-190.dynamicip.rima-tde.net. [83.34.190.119]) by smtp.gmail.com with ESMTPSA id c9sm7193314wrs.84.2019.02.05.03.02.04 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 05 Feb 2019 03:02:05 -0800 (PST) Subject: Re: [PATCH v2 1/2] dt-bindings: Add Qualcomm USB Super-Speed PHY bindings To: Rob Herring References: <1548761715-4004-1-git-send-email-jorge.ramirez-ortiz@linaro.org> <1548761715-4004-2-git-send-email-jorge.ramirez-ortiz@linaro.org> <20190130200218.GB5908@bogus> From: Jorge Ramirez Message-ID: Date: Tue, 5 Feb 2019 12:02:03 +0100 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101 Thunderbird/60.2.1 MIME-Version: 1.0 In-Reply-To: <20190130200218.GB5908@bogus> Content-Language: en-US X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20190205_030208_998446_1BE13870 X-CRM114-Status: GOOD ( 19.00 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: mark.rutland@arm.com, devicetree@vger.kernel.org, jackp@codeaurora.org, shawn.guo@linaro.org, gregkh@linuxfoundation.org, linux-usb@vger.kernel.org, khasim.mohammed@linaro.org, linux-kernel@vger.kernel.org, swboyd@chromium.org, vkoul@kernel.org, bjorn.andersson@linaro.org, linux-arm-msm@vger.kernel.org, andy.gross@linaro.org, kishon@ti.com, linux-arm-kernel@lists.infradead.org Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+infradead-linux-arm-kernel=archiver.kernel.org@lists.infradead.org On 1/30/19 21:02, Rob Herring wrote: > On Tue, Jan 29, 2019 at 12:35:14PM +0100, Jorge Ramirez-Ortiz wrote: >> Binding description for Qualcomm's Synopsys 1.0.0 super-speed PHY >> controller embedded in QCS404. >> >> Based on Sriharsha Allenki's original >> definitions. >> >> Signed-off-by: Jorge Ramirez-Ortiz >> --- >> .../devicetree/bindings/usb/qcom,usb-ssphy.txt | 73 ++++++++++++++++++++++ >> 1 file changed, 73 insertions(+) >> create mode 100644 Documentation/devicetree/bindings/usb/qcom,usb-ssphy.txt >> >> diff --git a/Documentation/devicetree/bindings/usb/qcom,usb-ssphy.txt b/Documentation/devicetree/bindings/usb/qcom,usb-ssphy.txt >> new file mode 100644 >> index 0000000..8ef6e39 >> --- /dev/null >> +++ b/Documentation/devicetree/bindings/usb/qcom,usb-ssphy.txt >> @@ -0,0 +1,73 @@ >> +Qualcomm Synopsys 1.0.0 SS phy controller >> +=========================================== >> + >> +Synopsys 1.0.0 ss phy controller supports SS usb connectivity on Qualcomm >> +chipsets >> + >> +Required properties: >> + >> +- compatible: >> + Value type: >> + Definition: Should contain "qcom,usb-ssphy". > > This is in no way specific enough. ok. will remove the old unused bindings and reuse qcom,dwc3-ss-usb-phy > >> + >> +- reg: >> + Value type: >> + Definition: USB PHY base address and length of the register map. >> + >> +- #phy-cells: >> + Value type: >> + Definition: Should be 0. See phy/phy-bindings.txt for details. >> + >> +- clocks: >> + Value type: >> + Definition: See clock-bindings.txt section "consumers". List of >> + three clock specifiers for reference, phy core and >> + pipe clocks. >> + >> +- clock-names: >> + Value type: >> + Definition: Names of the clocks in 1-1 correspondence with the "clocks" >> + property. Must contain "ref", "phy" and "pipe". >> + >> +- vdd-supply: >> + Value type: >> + Definition: phandle to the regulator VDD supply node. >> + >> +- vdda1p8-supply: >> + Value type: >> + Definition: phandle to the regulator 1.8V supply node. >> + >> + >> +Optional child nodes: >> + >> +- vbus-supply: >> + Value type: >> + Definition: phandle to the VBUS supply node. > > Does the phy actually get supplied by Vbus? If not, then Vbus supply > should be defined in a USB connector node. yes per the documentation vbus can optionally be routed to the phy to drive a signal to the controller. > >> + >> +- resets: >> + Value type: >> + Definition: See reset.txt section "consumers". PHY reset specifiers >> + for phy core and COR resets. > > COR or COM? com > > Looks to me the order is reversed. yes > >> + >> +- reset-names: >> + Value type: >> + Definition: Names of the resets in 1-1 correspondence with the "resets" >> + property. Must contain "com" and "phy". >> + >> +Example: >> + >> +usb3_phy: phy@78000 { > > usb3-phy@... ok > >> + compatible = "qcom,usb-ssphy"; >> + reg = <0x78000 0x400>; >> + #phy-cells = <0>; >> + clocks = <&rpmcc RPM_SMD_LN_BB_CLK>, >> + <&gcc GCC_USB_HS_PHY_CFG_AHB_CLK>, >> + <&gcc GCC_USB3_PHY_PIPE_CLK>; >> + clock-names = "ref", "phy", "pipe"; >> + resets = <&gcc GCC_USB3_PHY_BCR>, >> + <&gcc GCC_USB3PHY_PHY_BCR>; >> + reset-names = "com", "phy"; >> + vdd-supply = <&vreg_l3_1p05>; >> + vdda1p8-supply = <&vreg_l5_1p8>; >> + vbus-supply = <&usb3_vbus_reg>; >> +}; >> -- >> 2.7.4 >> > _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel