From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id EEF45C7EE43 for ; Fri, 9 Jun 2023 05:36:08 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S236808AbjFIFgG (ORCPT ); Fri, 9 Jun 2023 01:36:06 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:57080 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229661AbjFIFgB (ORCPT ); Fri, 9 Jun 2023 01:36:01 -0400 Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.153.233]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 6A3C730C8; Thu, 8 Jun 2023 22:35:57 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1686288958; x=1717824958; h=from:to:cc:subject:date:message-id:references: in-reply-to:content-id:content-transfer-encoding: mime-version; bh=m85AO1mUnAcPlmLovpYIbY8J1Jq93GuS0aPCz8W2n+8=; b=j6HqEBrO3UtAia7U1QTQ/I/9xUurOQroU++/9Zudy3Cw8EgH/NvYyoEd YjqelDy1bmNyBLq/CIvi1gRPsef5BB9ilj7KY1Tvp4HrqPGA1WjbwcLGJ 6VZ6xoaPXroZ+yBeAKP0He1wt2iMJ9tIF8CjCd3VkXK8TmBcM7XhcyHan OHx5c/RbuUeu7+m/oSIHw2kay4rhlaqvVeTejRfxT2xC67a9myVfi/1Wr Y1NprYUvueU0gMSsVmD1ixFiWD8bNuOPz0Bl3oLpv9g1BXiGutbUaOLxx j/TCM4+qDymE9hcCTuA5gPvA3PBMFPWE8KQb3yKQS+HtGTqKg6SugKmWm g==; X-IronPort-AV: E=Sophos;i="6.00,228,1681196400"; d="scan'208";a="217609422" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa5.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 08 Jun 2023 22:35:57 -0700 Received: from chn-vm-ex01.mchp-main.com (10.10.85.143) by chn-vm-ex01.mchp-main.com (10.10.85.143) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.21; Thu, 8 Jun 2023 22:35:53 -0700 Received: from NAM11-DM6-obe.outbound.protection.outlook.com (10.10.215.89) by email.microchip.com (10.10.87.71) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.21 via Frontend Transport; Thu, 8 Jun 2023 22:35:53 -0700 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=HTxMdS/XyQg803ygclJkUfe5aLuSBGJ5HqZLp+fgnoWoMkkMGOFVIbYiVKP+iWNpgwjpW8LhcmRo+Sz6hlEXgR+/bYXWwmytMnEKWiGHNYJg4Nj572EUoR6akgRh/tzFg8E13SQ+KsMaHRqrDWBpMtT0jD7/iI7UvoVIi7m6KZViEfIVkkhiNz6tzDtDh3RKDiK1eidBFm7jTJwFE2ovJja2V9lTnSIP9xBvaR1OVnLrAs3yw7WK2godHH/s06dajaBnBskKn1r0Lk4cGtZpg82IerTk4H2kYuWY9owYduLgymLdfZbJBCfP+IBiwVjmxHUsmPiNavVUAaj66N8R7g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=m85AO1mUnAcPlmLovpYIbY8J1Jq93GuS0aPCz8W2n+8=; b=VTmiI4abwVdQiKU1l9/f0bLablebhynflFPtyi9pF4Fld0vw+c9efC+z9vstvxihG4r7bmb7PxXJVQTrev24XnufyhvJatdM1wyVo16n8w0D+THjmKpDoVMyoy/a8eRHzhUbX8RSQXGFr/h+ngGWUq/A/6BiQFRvxCSWCn98hvINJ+ycvZcV77v1Lkz7aXJMAqUKVMpEYW0j1o062c035O0k0f1iHXIbbudqgf9vSqTZgw7YOSuP+MzKHzaRqA/fhrUXypPQsG00y/5a6WI47eOsexhPnmAlRwY5vh5RMf3GxGM4oxh5sI0Vc7pU1RA+61SFRaZLlYoCvpWWWRua/g== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=microchip.com; dmarc=pass action=none header.from=microchip.com; dkim=pass header.d=microchip.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=microchiptechnology.onmicrosoft.com; s=selector2-microchiptechnology-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=m85AO1mUnAcPlmLovpYIbY8J1Jq93GuS0aPCz8W2n+8=; b=Drw0Y5+IfoIoYDqAHeWi4OAi9S/TznRgRVnRTalu5qTInCBUunSi+9ZqgSob9BM1HKu1A6va7aia7+/YHm+dLIqkPKWc7S1R31kZ3+LMLJVYePysr0vivFNtY+GN3pWMsckXq/TZf6MPwiCbC1DcCyvf34chxsfmcIRKoCsIH04= Received: from PH7PR11MB6451.namprd11.prod.outlook.com (2603:10b6:510:1f4::16) by DS0PR11MB8070.namprd11.prod.outlook.com (2603:10b6:8:12d::7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6455.33; Fri, 9 Jun 2023 05:35:51 +0000 Received: from PH7PR11MB6451.namprd11.prod.outlook.com ([fe80::f5d:6414:5db2:2575]) by PH7PR11MB6451.namprd11.prod.outlook.com ([fe80::f5d:6414:5db2:2575%5]) with mapi id 15.20.6455.030; Fri, 9 Jun 2023 05:35:51 +0000 From: To: , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , CC: , , , , , Subject: Re: [PATCH 04/21] ARM: dts: at91: sam9x7: add device tree for soc Thread-Topic: [PATCH 04/21] ARM: dts: at91: sam9x7: add device tree for soc Thread-Index: AQHZllacjawnhI+f8UWegcnWxdQQGa+B+86A Date: Fri, 9 Jun 2023 05:35:51 +0000 Message-ID: References: <20230603200243.243878-1-varshini.rajendran@microchip.com> <20230603200243.243878-5-varshini.rajendran@microchip.com> In-Reply-To: <20230603200243.243878-5-varshini.rajendran@microchip.com> Accept-Language: en-GB, en-US Content-Language: en-GB X-MS-Has-Attach: X-MS-TNEF-Correlator: authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=microchip.com; x-ms-publictraffictype: Email x-ms-traffictypediagnostic: PH7PR11MB6451:EE_|DS0PR11MB8070:EE_ x-ms-office365-filtering-correlation-id: 1a43b91d-a021-45b4-dc0e-08db68ab62e9 x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: SOV9CuARu1kkeGjfXRfpJkr2KfiA/WjqEd5IbiSScX9CSCn3391KbnQnYhX6PeDVD+l1y+l5vdQvYV6LZKki9G/R2J/nlwSA3VNyDmE2PQBXDZjaKAmROH3DYQiQ53BhEk5KxIcvms9QjD0GoePNaKpaXp0JUHoiMV8SAA50XwLITQVgJ3FSSF2Lp8e7AJUefx2bCRYEAiiWbYVfNjHzsZDikXwgcGPL3peVp+TcGvgkUfac5pFwhiuII53GiJ5Z2LzYhOA4IdVBToDkO3dC3sAkiuHwurHkyriKKThpj22z8RE4e9JrghdhTB5Cahato13naicLCfiV/7hbtVIfdo+f4ROIvEmab+YilNrBlhoV5yPo6CJfDA4LntA7b1CYvoNGhbgFt8DodLXOQ32nnS31p5rWRT6YpuVCkIJfq3NbJOpJ0qC2YOybo+QCXI41UicSqsRaKzYb+PkURFHmsxHvFLJ8DW19G7gK8GPV48vaESF6XrBK6QpfeA+aG4jAUBjFJe0y8eV0vriCZuWdytywQfXQIyGu8uw8U4g2Qyekxewm7hmNee4tDfwqiz930vSLFMd2Ev5tM0NLlGNC64PnbvtL+24mKqFf8UDqKzcMc9FCpJs+FxCEA5LxLiXJhthQbklz6+HTcK0Ccx+YMEmdifR2dV/Q1OHRP3dKBv0= x-forefront-antispam-report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:PH7PR11MB6451.namprd11.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230028)(39860400002)(396003)(376002)(136003)(346002)(366004)(451199021)(83380400001)(30864003)(2906002)(2616005)(36756003)(31696002)(86362001)(921005)(122000001)(38100700002)(6506007)(316002)(6486002)(41300700001)(5660300002)(38070700005)(8936002)(8676002)(478600001)(107886003)(110136005)(54906003)(71200400001)(66446008)(91956017)(66476007)(64756008)(66556008)(6512007)(31686004)(76116006)(4326008)(53546011)(66946007)(26005)(7416002)(186003)(45980500001)(579004)(559001);DIR:OUT;SFP:1101; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?utf-8?B?eVZiUlRwWHcwci9Nd2x4U1RrcEtnSnFpUkM2R1hpYXR2cTV0Zm0xYnFTNlUz?= =?utf-8?B?Z1RNM2ZESUNqWWZYQVNSM3lsL2RpMFN6RmUydCtmTzNNWXJhbTgxUm1NWHJC?= =?utf-8?B?TmI1UUNCZHZpcy9tdWJSOHo3QnpMSXdzSzhoalhkdHI0OWw2ek5TMWh1WE5w?= =?utf-8?B?MzIycGRHK1lQWHJNMWVaY3ZaQ1E5RVBDSW9LU1BvMzNaYS9LWUhmemtZaldy?= =?utf-8?B?Y1c4NlVTNTZaNmR3ZnhrQmNKUzhtTXk0NUdnSk8zV25ka0lWblpuSEpqZ1lt?= =?utf-8?B?TXBVaW1aeW9HRnIveTlOaWdka1RzM05TOHMyQ2JyWnhTTG9Fb3Zma2J5U0xW?= =?utf-8?B?c2xUaTNtd0ZkSC9NVGdQM3BQRVRIalFGTlhlc3d2OWtNcU9veUFYTm43MUZq?= =?utf-8?B?enN1SENKWWk3dHdISDR2THdsUVNwaVFaQXBPTTN2VHBrcVJEUDNLdGt3bFhX?= =?utf-8?B?YllJV2RQSVFOWkFDL2ZPYnBGQWp1cXpxOTBOMTVLMUJaSFNyZ3RERGRaOHIv?= =?utf-8?B?NU5vVHJMUVNMdGUzOHlMd3dDT29IT0lPS2hnaDlnNUE3S3ZjdXI5ZzNFR25N?= =?utf-8?B?YW9iZDRPU2VEbCtBWnhOR216a1lOeVZOZTJoaDJPdFFpN2NCaXNET29RZ0I3?= =?utf-8?B?R3l6bXFQaWhHV1RERXduTU56emN0UkUyck5XallmQUIxUkk2SzZ3eVpubTN5?= =?utf-8?B?SDQrWVpqZ1JBajczK3N4Ky9OaWRXSVBiMjgyMU1iY3ZrZ3NBTnREK1V4WHBl?= =?utf-8?B?MG5NZ1BtakhnVGpVTHFQNlZsR2Y0WDZRb1haMWpMY01ZcUhRZUh5cjNqSS9x?= =?utf-8?B?NHltMUUvSzlncElkbkpBRkJwVFdLQnh1MVkwVFRlcUhzNHpzUnRURk1vQVhl?= =?utf-8?B?NUpqOWpNMjBQV1JYWGY1a2N5eWI5WThtbGdxOEJHZXFwVmV2aFhma2ltTUpC?= =?utf-8?B?YXBvZU1QSnpFZnZDUWZFdHF6b1RIYllGODZOTXlxTCtZRmkwVUxWM3NFZDdn?= =?utf-8?B?Kzd1V1A2UkhxZ21TVm1IR0wvcXVJYzExUCt6MHpTTmxsSzdpbUtjM3pyTlNa?= =?utf-8?B?NW1veDViR1ltU2FYMy82Mkt3N2Q2Y1Y0Vm4ydk1RQUNtRFNUMXR2VkEwNDlV?= =?utf-8?B?aGYxQmdma3RvWktzZSsxekZYTVVzWnIxemVERFdDOWZlcDBydmpMMmdaL0s5?= =?utf-8?B?eXV0QjVaM3Z1VU5rUkNYd1ozUnA2VFlTOW5UbTA3TXRrbHVIYmh6VExjRmR1?= =?utf-8?B?MlFGOWVzNVlFQVBKbThsQllVVGJSV3IrRzI0bHI3S1BBNHFGMEwwbU9WOEp5?= =?utf-8?B?Q3VyOGVaa3V1eTRZbGU0MzVTRDJiM2lmT2FPbThmT2pLOFA2ZVlxcEcwa253?= =?utf-8?B?NDZBeTYraytobWRwL2hyUHdNOEhTd1JKb013ZGdnN0J0d3YwbHREcEJ6SFA1?= =?utf-8?B?TzBLWEUzTUZ1aFhSSGVBbDJvck5kTW5YTWxuRjJraE9pTDVTWm1VbktqVHZn?= =?utf-8?B?SzNHM3I0Mkk5b0d5MUE0VVNlb3hMZFp0OXhCalBwN2JnQUN5eTBKdTJ2aHZv?= =?utf-8?B?UlZ5SExlWU81TTFrM2Q5bXhjS2VHMGhNVVBCc2xRbEZRdzU2ZFNnMUhrV1Iy?= =?utf-8?B?dGRYd3NrT1pMS3lRSk4xOXVRSFpPeUhkQjFnbEFTNGEzMFZJN1kwOStjMTVJ?= =?utf-8?B?SDZLL1hoUFNYOC9rMCtRUzVEN1laSkt1VjB2MHl6ZXFNa1NKS1JmVkpJUnpQ?= =?utf-8?B?bE5WREtTaVNHbXQrcWlDdTFSNXgwcnczMnRZOUtBWmFaQ0UxQzRsTGZMQmk0?= =?utf-8?B?UzJhYXBQelVCODVxOFlHTzR1bmtWUTBYMVl5WlhnVWtUenhIQmgxRGRSSU5i?= =?utf-8?B?Y3lvcHc1TG8rNmJYRTFkWTUzdTlMZnFrSXExV2ljT1JvdjYxVW9mZDJiVWNi?= =?utf-8?B?V0tQUVVWOEFNaWo3YU1UWk1pMW1vYXpuRURFbytrdk5XZU9ldEtoTlgxQzdj?= =?utf-8?B?YXRMaWNobUZMSHZqbzREdE1yL3pSaERndXROZVlQUXNkai9UVEQ3MnZkOWFq?= =?utf-8?B?MDh2UkU3azhXN21haDlsazVBd0NNUnYvS05obWswTUtwWFJtSFl0ZmFhZ3pp?= =?utf-8?Q?H8O1eApMWWK2o2qjhiqv9sFHq?= Content-Type: text/plain; charset="utf-8" Content-ID: <1A623F5DB9223B4E8D8F11C1919B3B66@namprd11.prod.outlook.com> Content-Transfer-Encoding: base64 MIME-Version: 1.0 X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: PH7PR11MB6451.namprd11.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: 1a43b91d-a021-45b4-dc0e-08db68ab62e9 X-MS-Exchange-CrossTenant-originalarrivaltime: 09 Jun 2023 05:35:51.1147 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 3f4057f3-b418-4d4e-ba84-d55b4e897d88 X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: +pdV2gql6EcP66Uk6hZL7JMoirwYEF1WNu7R3J9cru+4cCblAM/ZqQLsG/Txo55bE5V+wGRGrWZvHnaMrvVCtg== X-MS-Exchange-Transport-CrossTenantHeadersStamped: DS0PR11MB8070 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org T24gMDQvMDYvMjMgMTozMiBhbSwgVmFyc2hpbmkgUmFqZW5kcmFuIHdyb3RlOg0KPiBBZGQgZGV2 aWNlIHRyZWUgZmlsZSBmb3IgU0FNOVg3IFNvQyBmYW1pbHkNCj4gDQo+IFNpZ25lZC1vZmYtYnk6 IFZhcnNoaW5pIFJhamVuZHJhbiA8dmFyc2hpbmkucmFqZW5kcmFuQG1pY3JvY2hpcC5jb20+DQo+ IFtuaWNvbGFzLmZlcnJlQG1pY3JvY2hpcC5jb206IGFkZCBzdXBwb3J0IGZvciBnbWFjIHRvIHNh bTl4N10NCj4gU2lnbmVkLW9mZi1ieTogTmljb2xhcyBGZXJyZSA8bmljb2xhcy5mZXJyZUBtaWNy b2NoaXAuY29tPg0KPiBbYmFsYW1hbmlrYW5kYW4uZ3VuYXN1bmRhckBtaWNyb2NoaXAuY29tOiBB ZGQgZGV2aWNlIG5vZGUgY3NpMmhvc3QgYW5kIGlzY10NCj4gU2lnbmVkLW9mZi1ieTogQmFsYW1h bmlrYW5kYW4gR3VuYXN1bmRhciA8YmFsYW1hbmlrYW5kYW4uZ3VuYXN1bmRhckBtaWNyb2NoaXAu Y29tPg0KPiAtLS0NCj4gICBhcmNoL2FybS9ib290L2R0cy9zYW05eDcuZHRzaSB8IDEzMzMgKysr KysrKysrKysrKysrKysrKysrKysrKysrKysrKysrDQo+ICAgMSBmaWxlIGNoYW5nZWQsIDEzMzMg aW5zZXJ0aW9ucygrKQ0KPiAgIGNyZWF0ZSBtb2RlIDEwMDY0NCBhcmNoL2FybS9ib290L2R0cy9z YW05eDcuZHRzaQ0KPiANCj4gZGlmZiAtLWdpdCBhL2FyY2gvYXJtL2Jvb3QvZHRzL3NhbTl4Ny5k dHNpIGIvYXJjaC9hcm0vYm9vdC9kdHMvc2FtOXg3LmR0c2kNCj4gbmV3IGZpbGUgbW9kZSAxMDA2 NDQNCj4gaW5kZXggMDAwMDAwMDAwMDAwLi5mOTgxNjAxODJmZTYNCj4gLS0tIC9kZXYvbnVsbA0K PiArKysgYi9hcmNoL2FybS9ib290L2R0cy9zYW05eDcuZHRzaQ0KPiBAQCAtMCwwICsxLDEzMzMg QEANCj4gKy8vIFNQRFgtTGljZW5zZS1JZGVudGlmaWVyOiAoR1BMLTIuMCsgT1IgTUlUKQ0KPiAr LyoNCj4gKyAqIHNhbTl4Ny5kdHNpIC0gRGV2aWNlIFRyZWUgSW5jbHVkZSBmaWxlIGZvciBNaWNy b2NoaXAgU0FNOVg3IFNvQyBmYW1pbHkNCj4gKyAqDQo+ICsgKiBDb3B5cmlnaHQgKEMpIDIwMjIg TWljcm9jaGlwIFRlY2hub2xvZ3kgSW5jLiBhbmQgaXRzIHN1YnNpZGlhcmllcw0KPiArICoNCj4g KyAqIEF1dGhvcjogVmFyc2hpbmkgUmFqZW5kcmFuIDx2YXJzaGluaS5yYWplbmRyYW5AbWljcm9j aGlwLmNvbT4NCj4gKyAqLw0KPiArDQo+ICsjaW5jbHVkZSA8ZHQtYmluZGluZ3MvY2xvY2svYXQ5 MS5oPg0KPiArI2luY2x1ZGUgPGR0LWJpbmRpbmdzL2RtYS9hdDkxLmg+DQo+ICsjaW5jbHVkZSA8 ZHQtYmluZGluZ3MvZ3Bpby9ncGlvLmg+DQo+ICsjaW5jbHVkZSA8ZHQtYmluZGluZ3MvaW50ZXJy dXB0LWNvbnRyb2xsZXIvYXJtLWdpYy5oPg0KPiArI2luY2x1ZGUgPGR0LWJpbmRpbmdzL2ludGVy cnVwdC1jb250cm9sbGVyL2lycS5oPg0KPiArI2luY2x1ZGUgPGR0LWJpbmRpbmdzL21mZC9hdG1l bC1mbGV4Y29tLmg+DQo+ICsjaW5jbHVkZSA8ZHQtYmluZGluZ3MvcGluY3RybC9hdDkxLmg+DQo+ ICsNCj4gKy8gew0KPiArCSNhZGRyZXNzLWNlbGxzID0gPDE+Ow0KPiArCSNzaXplLWNlbGxzID0g PDE+Ow0KPiArCW1vZGVsID0gIk1pY3JvY2hpcCBTQU05WDcgU29DIjsNCj4gKwljb21wYXRpYmxl ID0gIm1pY3JvY2hpcCxzYW05eDciOw0KPiArCWludGVycnVwdC1wYXJlbnQgPSA8JmFpYz47DQo+ ICsNCj4gKwlhbGlhc2VzIHsNCj4gKwkJc2VyaWFsMCA9ICZkYmd1Ow0KPiArCQlncGlvMCA9ICZw aW9BOw0KPiArCQlncGlvMSA9ICZwaW9COw0KPiArCQlncGlvMiA9ICZwaW9DOw0KPiArCQlncGlv MyA9ICZwaW9EOw0KPiArCX07DQo+ICsNCj4gKwljcHVzIHsNCj4gKwkJI2FkZHJlc3MtY2VsbHMg PSA8MT47DQo+ICsJCSNzaXplLWNlbGxzID0gPDA+Ow0KPiArDQo+ICsJCWNwdUAwIHsNCj4gKwkJ CWNvbXBhdGlibGUgPSAiYXJtLGFybTkyNmVqLXMiOw0KPiArCQkJZGV2aWNlX3R5cGUgPSAiY3B1 IjsNCj4gKwkJCXJlZyA9IDwwPjsNCj4gKwkJfTsNCj4gKwl9Ow0KPiArDQo+ICsJY2xvY2tzIHsN Cj4gKwkJc2xvd194dGFsOiBzbG93X3h0YWwgew0KPiArCQkJY29tcGF0aWJsZSA9ICJmaXhlZC1j bG9jayI7DQo+ICsJCQkjY2xvY2stY2VsbHMgPSA8MD47DQo+ICsJCX07DQo+ICsNCj4gKwkJbWFp bl94dGFsOiBtYWluX3h0YWwgew0KPiArCQkJY29tcGF0aWJsZSA9ICJmaXhlZC1jbG9jayI7DQo+ ICsJCQkjY2xvY2stY2VsbHMgPSA8MD47DQo+ICsJCX07DQo+ICsJfTsNCj4gKw0KPiArCXNyYW06 IHNyYW1AMzAwMDAwIHsNCj4gKwkJY29tcGF0aWJsZSA9ICJtbWlvLXNyYW0iOw0KPiArCQlyZWcg PSA8MHgzMDAwMDAgMHgxMDAwMD47DQo+ICsJCSNhZGRyZXNzLWNlbGxzID0gPDE+Ow0KPiArCQkj c2l6ZS1jZWxscyA9IDwxPjsNCj4gKwkJcmFuZ2VzID0gPDAgMHgzMDAwMDAgMHgxMDAwMD47DQo+ ICsJfTsNCj4gKw0KPiArCWFoYiB7DQo+ICsJCWNvbXBhdGlibGUgPSAic2ltcGxlLWJ1cyI7DQo+ ICsJCSNhZGRyZXNzLWNlbGxzID0gPDE+Ow0KPiArCQkjc2l6ZS1jZWxscyA9IDwxPjsNCj4gKwkJ cmFuZ2VzOw0KPiArDQo+ICsJCXVzYjA6IGdhZGdldEA1MDAwMDAgew0KPiArCQkJY29tcGF0aWJs ZSA9ICJtaWNyb2NoaXAsc2FtOXg2MC11ZGMiOw0KPiArCQkJcmVnID0gPDB4NTAwMDAwIDB4MTAw MDAwPiwNCj4gKwkJCSAgICAgIDwweGY4MDNjMDAwIDB4NDAwPjsNCj4gKwkJCSNhZGRyZXNzLWNl bGxzID0gPDE+Ow0KPiArCQkJI3NpemUtY2VsbHMgPSA8MD47DQo+ICsJCQlpbnRlcnJ1cHRzID0g PDIzIElSUV9UWVBFX0xFVkVMX0hJR0ggMj47DQo+ICsJCQljbG9ja3MgPSA8JnBtYyBQTUNfVFlQ RV9QRVJJUEhFUkFMIDIzPiwgPCZwbWMgUE1DX1RZUEVfQ09SRSBQTUNfVVRNST47DQo+ICsJCQlj bG9jay1uYW1lcyA9ICJwY2xrIiwgImhjbGsiOw0KPiArCQkJYXNzaWduZWQtY2xvY2tzID0gPCZw bWMgUE1DX1RZUEVfQ09SRSBQTUNfVVRNST47DQo+ICsJCQlhc3NpZ25lZC1jbG9jay1yYXRlcyA9 IDw0ODAwMDAwMDA+Ow0KPiArCQkJc3RhdHVzID0gImRpc2FibGVkIjsNCj4gKwkJfTsNCj4gKw0K PiArCQlvaGNpMDogdXNiQDYwMDAwMCB7DQo+ICsJCQljb21wYXRpYmxlID0gImF0bWVsLGF0OTFy bTkyMDAtb2hjaSIsICJ1c2Itb2hjaSI7DQo+ICsJCQlyZWcgPSA8MHg2MDAwMDAgMHgxMDAwMDA+ Ow0KPiArCQkJaW50ZXJydXB0cyA9IDwyMiBJUlFfVFlQRV9MRVZFTF9ISUdIIDI+Ow0KPiArCQkJ Y2xvY2tzID0gPCZwbWMgUE1DX1RZUEVfUEVSSVBIRVJBTCAyMj4sIDwmcG1jIFBNQ19UWVBFX1BF UklQSEVSQUwgMjI+LCA8JnBtYyBQTUNfVFlQRV9TWVNURU0gNj47DQo+ICsJCQljbG9jay1uYW1l cyA9ICJvaGNpX2NsayIsICJoY2xrIiwgInVocGNrIjsNCj4gKwkJCXN0YXR1cyA9ICJkaXNhYmxl ZCI7DQo+ICsJCX07DQo+ICsNCj4gKwkJZWhjaTA6IHVzYkA3MDAwMDAgew0KPiArCQkJY29tcGF0 aWJsZSA9ICJhdG1lbCxhdDkxc2FtOWc0NS1laGNpIiwgInVzYi1laGNpIjsNCj4gKwkJCXJlZyA9 IDwweDcwMDAwMCAweDEwMDAwMD47DQo+ICsJCQlpbnRlcnJ1cHRzID0gPDIyIElSUV9UWVBFX0xF VkVMX0hJR0ggMj47DQo+ICsJCQljbG9ja3MgPSA8JnBtYyBQTUNfVFlQRV9DT1JFIFBNQ19VVE1J PiwgPCZwbWMgUE1DX1RZUEVfUEVSSVBIRVJBTCAyMj47DQo+ICsJCQljbG9jay1uYW1lcyA9ICJ1 c2JfY2xrIiwgImVoY2lfY2xrIjsNCj4gKwkJCWFzc2lnbmVkLWNsb2NrcyA9IDwmcG1jIFBNQ19U WVBFX0NPUkUgUE1DX1VUTUk+Ow0KPiArCQkJYXNzaWduZWQtY2xvY2stcmF0ZXMgPSA8NDgwMDAw MDAwPjsNCj4gKwkJCXN0YXR1cyA9ICJkaXNhYmxlZCI7DQo+ICsJCX07DQo+ICsNCj4gKwkJc2Rt bWMwOiBzZGlvLWhvc3RAODAwMDAwMDAgew0KPiArCQkJY29tcGF0aWJsZSA9ICJtaWNyb2NoaXAs c2FtOXg2MC1zZGhjaSI7DQo+ICsJCQlyZWcgPSA8MHg4MDAwMDAwMCAweDMwMD47DQo+ICsJCQlp bnRlcnJ1cHRzID0gPDEyIElSUV9UWVBFX0xFVkVMX0hJR0ggMD47DQo+ICsJCQljbG9ja3MgPSA8 JnBtYyBQTUNfVFlQRV9QRVJJUEhFUkFMIDEyPiwgPCZwbWMgUE1DX1RZUEVfR0NLIDEyPjsNCj4g KwkJCWNsb2NrLW5hbWVzID0gImhjbG9jayIsICJtdWx0Y2xrIjsNCj4gKwkJCWFzc2lnbmVkLWNs b2NrcyA9IDwmcG1jIFBNQ19UWVBFX0dDSyAxMj47DQo+ICsJCQlhc3NpZ25lZC1jbG9jay1yYXRl cyA9IDwxMDAwMDAwMDA+Ow0KPiArCQkJc3RhdHVzID0gImRpc2FibGVkIjsNCj4gKwkJfTsNCj4g Kw0KPiArCQlzZG1tYzE6IHNkaW8taG9zdEA5MDAwMDAwMCB7DQo+ICsJCQljb21wYXRpYmxlID0g Im1pY3JvY2hpcCxzYW05eDYwLXNkaGNpIjsNCj4gKwkJCXJlZyA9IDwweDkwMDAwMDAwIDB4MzAw PjsNCj4gKwkJCWludGVycnVwdHMgPSA8MjYgSVJRX1RZUEVfTEVWRUxfSElHSCAwPjsNCj4gKwkJ CWNsb2NrcyA9IDwmcG1jIFBNQ19UWVBFX1BFUklQSEVSQUwgMjY+LCA8JnBtYyBQTUNfVFlQRV9H Q0sgMjY+Ow0KPiArCQkJY2xvY2stbmFtZXMgPSAiaGNsb2NrIiwgIm11bHRjbGsiOw0KPiArCQkJ YXNzaWduZWQtY2xvY2tzID0gPCZwbWMgUE1DX1RZUEVfR0NLIDI2PjsNCj4gKwkJCWFzc2lnbmVk LWNsb2NrLXJhdGVzID0gPDEwMDAwMDAwMD47DQo+ICsJCQlzdGF0dXMgPSAiZGlzYWJsZWQiOw0K PiArCQl9Ow0KPiArCX07DQo+ICsNCj4gKwlhcGIgew0KPiArCQljb21wYXRpYmxlID0gInNpbXBs ZS1idXMiOw0KPiArCQkjYWRkcmVzcy1jZWxscyA9IDwxPjsNCj4gKwkJI3NpemUtY2VsbHMgPSA8 MT47DQo+ICsJCXJhbmdlczsNCj4gKw0KPiArCQlmbHg0OiBmbGV4Y29tQGYwMDAwMDAwIHsNCj4g KwkJCWNvbXBhdGlibGUgPSAiYXRtZWwsc2FtYTVkMi1mbGV4Y29tIjsNCj4gKwkJCXJlZyA9IDww eGYwMDAwMDAwIDB4MjAwPjsNCj4gKwkJCWNsb2NrcyA9IDwmcG1jIFBNQ19UWVBFX1BFUklQSEVS QUwgMTM+Ow0KPiArCQkJI2FkZHJlc3MtY2VsbHMgPSA8MT47DQo+ICsJCQkjc2l6ZS1jZWxscyA9 IDwxPjsNCj4gKwkJCXJhbmdlcyA9IDwweDAgMHhmMDAwMDAwMCAweDgwMD47DQo+ICsJCQlzdGF0 dXMgPSAiZGlzYWJsZWQiOw0KPiArDQo+ICsJCQl1YXJ0NDogc2VyaWFsQDIwMCB7DQo+ICsJCQkJ Y29tcGF0aWJsZSA9ICJtaWNyb2NoaXAsc2FtOXg2MC11c2FydCIsICJhdG1lbCxhdDkxc2FtOTI2 MC11c2FydCI7DQo+ICsJCQkJcmVnID0gPDB4MjAwIDB4MjAwPjsNCj4gKwkJCQlpbnRlcnJ1cHRz ID0gPDEzIElSUV9UWVBFX0xFVkVMX0hJR0ggNz47DQo+ICsJCQkJZG1hcyA9IDwmZG1hMA0KPiAr CQkJCQkoQVQ5MV9YRE1BQ19EVF9NRU1fSUYoMCkgfA0KPiArCQkJCQkgQVQ5MV9YRE1BQ19EVF9Q RVJfSUYoMSkgfA0KPiArCQkJCQkgQVQ5MV9YRE1BQ19EVF9QRVJJRCg4KSk+LA0KPiArCQkJCQk8 JmRtYTANCj4gKwkJCQkJKEFUOTFfWERNQUNfRFRfTUVNX0lGKDApIHwNCj4gKwkJCQkJIEFUOTFf WERNQUNfRFRfUEVSX0lGKDEpIHwNCj4gKwkJCQkJIEFUOTFfWERNQUNfRFRfUEVSSUQoOSkpPjsN Cj4gKwkJCQlkbWEtbmFtZXMgPSAidHgiLCAicngiOw0KPiArCQkJCWNsb2NrcyA9IDwmcG1jIFBN Q19UWVBFX1BFUklQSEVSQUwgMTM+Ow0KPiArCQkJCWNsb2NrLW5hbWVzID0gInVzYXJ0IjsNCj4g KwkJCQlhdG1lbCx1c2UtZG1hLXJ4Ow0KPiArCQkJCWF0bWVsLHVzZS1kbWEtdHg7DQo+ICsJCQkJ YXRtZWwsZmlmby1zaXplID0gPDE2PjsNCj4gKwkJCQlzdGF0dXMgPSAiZGlzYWJsZWQiOw0KPiAr CQkJfTsNCj4gKw0KPiArCQkJc3BpNDogc3BpQDQwMCB7DQo+ICsJCQkJY29tcGF0aWJsZSA9ICJt aWNyb2NoaXAsc2FtOXg2MC1zcGkiLCAiYXRtZWwsYXQ5MXJtOTIwMC1zcGkiOw0KPiArCQkJCXJl ZyA9IDwweDQwMCAweDIwMD47DQo+ICsJCQkJaW50ZXJydXB0cyA9IDwxMyBJUlFfVFlQRV9MRVZF TF9ISUdIIDc+Ow0KPiArCQkJCWNsb2NrcyA9IDwmcG1jIFBNQ19UWVBFX1BFUklQSEVSQUwgMTM+ Ow0KPiArCQkJCWNsb2NrLW5hbWVzID0gInNwaV9jbGsiOw0KPiArCQkJCWRtYXMgPSA8JmRtYTAN Cj4gKwkJCQkJKEFUOTFfWERNQUNfRFRfTUVNX0lGKDApIHwNCj4gKwkJCQkJIEFUOTFfWERNQUNf RFRfUEVSX0lGKDEpIHwNCj4gKwkJCQkJIEFUOTFfWERNQUNfRFRfUEVSSUQoOCkpPiwNCj4gKwkJ CQkJPCZkbWEwDQo+ICsJCQkJCShBVDkxX1hETUFDX0RUX01FTV9JRigwKSB8DQo+ICsJCQkJCSBB VDkxX1hETUFDX0RUX1BFUl9JRigxKSB8DQo+ICsJCQkJCSBBVDkxX1hETUFDX0RUX1BFUklEKDkp KT47DQo+ICsJCQkJZG1hLW5hbWVzID0gInR4IiwgInJ4IjsNCj4gKwkJCQlhdG1lbCxmaWZvLXNp emUgPSA8MTY+Ow0KPiArCQkJCXN0YXR1cyA9ICJkaXNhYmxlZCI7DQo+ICsJCQl9Ow0KPiArDQo+ ICsJCQlpMmM0OiBpMmNANjAwIHsNCj4gKwkJCQljb21wYXRpYmxlID0gIm1pY3JvY2hpcCxzYW05 eDYwLWkyYyI7DQo+ICsJCQkJcmVnID0gPDB4NjAwIDB4MjAwPjsNCj4gKwkJCQlpbnRlcnJ1cHRz ID0gPDEzIElSUV9UWVBFX0xFVkVMX0hJR0ggNz47DQo+ICsJCQkJY2xvY2tzID0gPCZwbWMgUE1D X1RZUEVfUEVSSVBIRVJBTCAxMz47DQo+ICsJCQkJZG1hcyA9IDwmZG1hMA0KPiArCQkJCQkoQVQ5 MV9YRE1BQ19EVF9NRU1fSUYoMCkgfA0KPiArCQkJCQkgQVQ5MV9YRE1BQ19EVF9QRVJfSUYoMSkg fA0KPiArCQkJCQkgQVQ5MV9YRE1BQ19EVF9QRVJJRCg4KSk+LA0KPiArCQkJCQk8JmRtYTANCj4g KwkJCQkJKEFUOTFfWERNQUNfRFRfTUVNX0lGKDApIHwNCj4gKwkJCQkJIEFUOTFfWERNQUNfRFRf UEVSX0lGKDEpIHwNCj4gKwkJCQkJIEFUOTFfWERNQUNfRFRfUEVSSUQoOSkpPjsNCj4gKwkJCQlk bWEtbmFtZXMgPSAidHgiLCAicngiOw0KPiArCQkJCWF0bWVsLGZpZm8tc2l6ZSA9IDwxNj47DQo+ ICsJCQkJc3RhdHVzID0gImRpc2FibGVkIjsNCj4gKwkJCX07DQo+ICsJCX07DQo+ICsNCj4gKwkJ Zmx4NTogZmxleGNvbUBmMDAwNDAwMCB7DQo+ICsJCQljb21wYXRpYmxlID0gImF0bWVsLHNhbWE1 ZDItZmxleGNvbSI7DQo+ICsJCQlyZWcgPSA8MHhmMDAwNDAwMCAweDIwMD47DQo+ICsJCQljbG9j a3MgPSA8JnBtYyBQTUNfVFlQRV9QRVJJUEhFUkFMIDE0PjsNCj4gKwkJCSNhZGRyZXNzLWNlbGxz ID0gPDE+Ow0KPiArCQkJI3NpemUtY2VsbHMgPSA8MT47DQo+ICsJCQlyYW5nZXMgPSA8MHgwIDB4 ZjAwMDQwMDAgMHg4MDA+Ow0KPiArCQkJc3RhdHVzID0gImRpc2FibGVkIjsNCj4gKw0KPiArCQkJ dWFydDU6IHNlcmlhbEAyMDAgew0KPiArCQkJCWNvbXBhdGlibGUgPSAibWljcm9jaGlwLHNhbTl4 NjAtdXNhcnQiLCAiYXRtZWwsYXQ5MXNhbTkyNjAtdXNhcnQiOw0KPiArCQkJCXJlZyA9IDwweDIw MCAweDIwMD47DQo+ICsJCQkJaW50ZXJydXB0cyA9IDwxNCBJUlFfVFlQRV9MRVZFTF9ISUdIIDc+ Ow0KPiArCQkJCWRtYXMgPSA8JmRtYTANCj4gKwkJCQkJKEFUOTFfWERNQUNfRFRfTUVNX0lGKDAp IHwNCj4gKwkJCQkJIEFUOTFfWERNQUNfRFRfUEVSX0lGKDEpIHwNCj4gKwkJCQkJIEFUOTFfWERN QUNfRFRfUEVSSUQoMTApKT4sDQo+ICsJCQkJCTwmZG1hMA0KPiArCQkJCQkoQVQ5MV9YRE1BQ19E VF9NRU1fSUYoMCkgfA0KPiArCQkJCQkgQVQ5MV9YRE1BQ19EVF9QRVJfSUYoMSkgfA0KPiArCQkJ CQkgQVQ5MV9YRE1BQ19EVF9QRVJJRCgxMSkpPjsNCj4gKwkJCQlkbWEtbmFtZXMgPSAidHgiLCAi cngiOw0KPiArCQkJCWNsb2NrcyA9IDwmcG1jIFBNQ19UWVBFX1BFUklQSEVSQUwgMTQ+Ow0KPiAr CQkJCWNsb2NrLW5hbWVzID0gInVzYXJ0IjsNCj4gKwkJCQlhdG1lbCx1c2UtZG1hLXJ4Ow0KPiAr CQkJCWF0bWVsLHVzZS1kbWEtdHg7DQo+ICsJCQkJYXRtZWwsZmlmby1zaXplID0gPDE2PjsNCj4g KwkJCQlzdGF0dXMgPSAiZGlzYWJsZWQiOw0KPiArCQkJfTsNCj4gKw0KPiArCQkJc3BpNTogc3Bp QDQwMCB7DQo+ICsJCQkJY29tcGF0aWJsZSA9ICJtaWNyb2NoaXAsc2FtOXg2MC1zcGkiLCAiYXRt ZWwsYXQ5MXJtOTIwMC1zcGkiOw0KPiArCQkJCXJlZyA9IDwweDQwMCAweDIwMD47DQo+ICsJCQkJ aW50ZXJydXB0cyA9IDwxNCBJUlFfVFlQRV9MRVZFTF9ISUdIIDc+Ow0KPiArCQkJCWNsb2NrcyA9 IDwmcG1jIFBNQ19UWVBFX1BFUklQSEVSQUwgMTQ+Ow0KPiArCQkJCWNsb2NrLW5hbWVzID0gInNw aV9jbGsiOw0KPiArCQkJCWRtYXMgPSA8JmRtYTANCj4gKwkJCQkJKEFUOTFfWERNQUNfRFRfTUVN X0lGKDApIHwNCj4gKwkJCQkJIEFUOTFfWERNQUNfRFRfUEVSX0lGKDEpIHwNCj4gKwkJCQkJIEFU OTFfWERNQUNfRFRfUEVSSUQoMTApKT4sDQo+ICsJCQkJCTwmZG1hMA0KPiArCQkJCQkoQVQ5MV9Y RE1BQ19EVF9NRU1fSUYoMCkgfA0KPiArCQkJCQkgQVQ5MV9YRE1BQ19EVF9QRVJfSUYoMSkgfA0K PiArCQkJCQkgQVQ5MV9YRE1BQ19EVF9QRVJJRCgxMSkpPjsNCj4gKwkJCQlkbWEtbmFtZXMgPSAi dHgiLCAicngiOw0KPiArCQkJCWF0bWVsLGZpZm8tc2l6ZSA9IDwxNj47DQo+ICsJCQkJc3RhdHVz ID0gImRpc2FibGVkIjsNCj4gKwkJCX07DQo+ICsNCj4gKwkJCWkyYzU6IGkyY0A2MDAgew0KPiAr CQkJCWNvbXBhdGlibGUgPSAibWljcm9jaGlwLHNhbTl4NjAtaTJjIjsNCj4gKwkJCQlyZWcgPSA8 MHg2MDAgMHgyMDA+Ow0KPiArCQkJCWludGVycnVwdHMgPSA8MTQgSVJRX1RZUEVfTEVWRUxfSElH SCA3PjsNCj4gKwkJCQljbG9ja3MgPSA8JnBtYyBQTUNfVFlQRV9QRVJJUEhFUkFMIDE0PjsNCj4g KwkJCQlkbWFzID0gPCZkbWEwDQo+ICsJCQkJCShBVDkxX1hETUFDX0RUX01FTV9JRigwKSB8DQo+ ICsJCQkJCSBBVDkxX1hETUFDX0RUX1BFUl9JRigxKSB8DQo+ICsJCQkJCSBBVDkxX1hETUFDX0RU X1BFUklEKDEwKSk+LA0KPiArCQkJCQk8JmRtYTANCj4gKwkJCQkJKEFUOTFfWERNQUNfRFRfTUVN X0lGKDApIHwNCj4gKwkJCQkJIEFUOTFfWERNQUNfRFRfUEVSX0lGKDEpIHwNCj4gKwkJCQkJIEFU OTFfWERNQUNfRFRfUEVSSUQoMTEpKT47DQo+ICsJCQkJZG1hLW5hbWVzID0gInR4IiwgInJ4IjsN Cj4gKwkJCQlhdG1lbCxmaWZvLXNpemUgPSA8MTY+Ow0KPiArCQkJCXN0YXR1cyA9ICJkaXNhYmxl ZCI7DQo+ICsJCQl9Ow0KPiArCQl9Ow0KPiArDQo+ICsJCWRtYTA6IGRtYS1jb250cm9sbGVyQGYw MDA4MDAwIHsNCj4gKwkJCWNvbXBhdGlibGUgPSAibWljcm9jaGlwLHNhbTl4NjAtZG1hIiwgImF0 bWVsLHNhbWE1ZDQtZG1hIjsNCj4gKwkJCXJlZyA9IDwweGYwMDA4MDAwIDB4MTAwMD47DQo+ICsJ CQlpbnRlcnJ1cHRzID0gPDIwIElSUV9UWVBFX0xFVkVMX0hJR0ggMD47DQo+ICsJCQkjZG1hLWNl bGxzID0gPDE+Ow0KPiArCQkJY2xvY2tzID0gPCZwbWMgUE1DX1RZUEVfUEVSSVBIRVJBTCAyMD47 DQo+ICsJCQljbG9jay1uYW1lcyA9ICJkbWFfY2xrIjsNCj4gKwkJCXN0YXR1cyA9ICJkaXNhYmxl ZCI7DQo+ICsJCX07DQo+ICsNCj4gKwkJc3NjOiBzc2NAZjAwMTAwMDAgew0KPiArCQkJY29tcGF0 aWJsZSA9ICJhdG1lbCxhdDkxc2FtOWc0NS1zc2MiOw0KPiArCQkJcmVnID0gPDB4ZjAwMTAwMDAg MHg0MDAwPjsNCj4gKwkJCWludGVycnVwdHMgPSA8MjggSVJRX1RZUEVfTEVWRUxfSElHSCA1PjsN Cj4gKwkJCWRtYXMgPSA8JmRtYTANCj4gKwkJCQkoQVQ5MV9YRE1BQ19EVF9NRU1fSUYoMCkgfCBB VDkxX1hETUFDX0RUX1BFUl9JRigxKSB8DQo+ICsJCQkJIEFUOTFfWERNQUNfRFRfUEVSSUQoMzgp KT4sDQo+ICsJCQkgICAgICAgPCZkbWEwDQo+ICsJCQkJKEFUOTFfWERNQUNfRFRfTUVNX0lGKDAp IHwgQVQ5MV9YRE1BQ19EVF9QRVJfSUYoMSkgfA0KPiArCQkJCSBBVDkxX1hETUFDX0RUX1BFUklE KDM5KSk+Ow0KPiArCQkJZG1hLW5hbWVzID0gInR4IiwgInJ4IjsNCj4gKwkJCWNsb2NrcyA9IDwm cG1jIFBNQ19UWVBFX1BFUklQSEVSQUwgMjg+Ow0KPiArCQkJY2xvY2stbmFtZXMgPSAicGNsayI7 DQo+ICsJCX07DQo+ICsNCj4gKwkJZ3B1OiBnZngyZEBmMDAxODAwMCB7DQo+ICsJCQljb21wYXRp YmxlID0gIm1pY3JvY2hpcCxzYW05eDYwLWdmeDJkIjsNCj4gKwkJCXJlZyA9IDwweGYwMDE4MDAw IDB4NDAwMD47DQo+ICsJCQlpbnRlcnJ1cHRzID0gPDM2IElSUV9UWVBFX0xFVkVMX0hJR0ggMD47 DQo+ICsJCQljbG9ja3MgPSA8JnBtYyBQTUNfVFlQRV9QRVJJUEhFUkFMIDM2PjsNCj4gKwkJCWNs b2NrLW5hbWVzID0gInBlcmlwaF9jbGsiOw0KPiArCQkJI2FkZHJlc3MtY2VsbHMgPSA8MT47DQo+ ICsJCQkjc2l6ZS1jZWxscyA9IDwwPjsNCj4gKwkJCXN0YXR1cyA9ICJkaXNhYmxlZCI7DQo+ICsJ CX07DQo+ICsNCj4gKwkJaTJzOiBpMnNAZjAwMWMwMDAgew0KPiArCQkJY29tcGF0aWJsZSA9ICJt aWNyb2NoaXAsc2FtOXg2MC1pMnNtY2MiOw0KPiArCQkJcmVnID0gPDB4ZjAwMWMwMDAgMHgxMDA+ Ow0KPiArCQkJaW50ZXJydXB0cyA9IDwzNCBJUlFfVFlQRV9MRVZFTF9ISUdIIDc+Ow0KPiArCQkJ ZG1hcyA9IDwmZG1hMA0KPiArCQkJCShBVDkxX1hETUFDX0RUX01FTV9JRigwKSB8IEFUOTFfWERN QUNfRFRfUEVSX0lGKDEpIHwNCj4gKwkJCQkgQVQ5MV9YRE1BQ19EVF9QRVJJRCgzNikpPiwNCj4g KwkJCSAgICAgICA8JmRtYTANCj4gKwkJCQkoQVQ5MV9YRE1BQ19EVF9NRU1fSUYoMCkgfCBBVDkx X1hETUFDX0RUX1BFUl9JRigxKSB8DQo+ICsJCQkJIEFUOTFfWERNQUNfRFRfUEVSSUQoMzcpKT47 DQo+ICsJCQlkbWEtbmFtZXMgPSAidHgiLCAicngiOw0KPiArCQkJY2xvY2tzID0gPCZwbWMgUE1D X1RZUEVfUEVSSVBIRVJBTCAzND4sIDwmcG1jIFBNQ19UWVBFX0dDSyAzND47DQo+ICsJCQljbG9j ay1uYW1lcyA9ICJwY2xrIiwgImdjbGsiOw0KPiArCQkJc3RhdHVzID0gImRpc2FibGVkIjsNCj4g KwkJfTsNCj4gKw0KPiArCQlmbHgxMTogZmxleGNvbUBmMDAyMDAwMCB7DQo+ICsJCQljb21wYXRp YmxlID0gImF0bWVsLHNhbWE1ZDItZmxleGNvbSI7DQo+ICsJCQlyZWcgPSA8MHhmMDAyMDAwMCAw eDIwMD47DQo+ICsJCQljbG9ja3MgPSA8JnBtYyBQTUNfVFlQRV9QRVJJUEhFUkFMIDMyPjsNCj4g KwkJCSNhZGRyZXNzLWNlbGxzID0gPDE+Ow0KPiArCQkJI3NpemUtY2VsbHMgPSA8MT47DQo+ICsJ CQlyYW5nZXMgPSA8MHgwIDB4ZjAwMjAwMDAgMHg4MDA+Ow0KPiArCQkJc3RhdHVzID0gImRpc2Fi bGVkIjsNCj4gKw0KPiArCQkJdWFydDExOiBzZXJpYWxAMjAwIHsNCj4gKwkJCQljb21wYXRpYmxl ID0gIm1pY3JvY2hpcCxzYW05eDYwLXVzYXJ0IiwgImF0bWVsLGF0OTFzYW05MjYwLXVzYXJ0IjsN Cj4gKwkJCQlyZWcgPSA8MHgyMDAgMHgyMDA+Ow0KPiArCQkJCWludGVycnVwdHMgPSA8MzIgSVJR X1RZUEVfTEVWRUxfSElHSCA3PjsNCj4gKwkJCQlkbWFzID0gPCZkbWEwDQo+ICsJCQkJCShBVDkx X1hETUFDX0RUX01FTV9JRigwKSB8DQo+ICsJCQkJCSBBVDkxX1hETUFDX0RUX1BFUl9JRigxKSB8 DQo+ICsJCQkJCSBBVDkxX1hETUFDX0RUX1BFUklEKDIyKSk+LA0KPiArCQkJCQk8JmRtYTANCj4g KwkJCQkJKEFUOTFfWERNQUNfRFRfTUVNX0lGKDApIHwNCj4gKwkJCQkJIEFUOTFfWERNQUNfRFRf UEVSX0lGKDEpIHwNCj4gKwkJCQkJIEFUOTFfWERNQUNfRFRfUEVSSUQoMjMpKT47DQo+ICsJCQkJ ZG1hLW5hbWVzID0gInR4IiwgInJ4IjsNCj4gKwkJCQljbG9ja3MgPSA8JnBtYyBQTUNfVFlQRV9Q RVJJUEhFUkFMIDMyPjsNCj4gKwkJCQljbG9jay1uYW1lcyA9ICJ1c2FydCI7DQo+ICsJCQkJYXRt ZWwsdXNlLWRtYS1yeDsNCj4gKwkJCQlhdG1lbCx1c2UtZG1hLXR4Ow0KPiArCQkJCWF0bWVsLGZp Zm8tc2l6ZSA9IDwxNj47DQo+ICsJCQkJc3RhdHVzID0gImRpc2FibGVkIjsNCj4gKwkJCX07DQo+ ICsNCj4gKwkJCWkyYzExOiBpMmNANjAwIHsNCj4gKwkJCQljb21wYXRpYmxlID0gIm1pY3JvY2hp cCxzYW05eDYwLWkyYyI7DQo+ICsJCQkJcmVnID0gPDB4NjAwIDB4MjAwPjsNCj4gKwkJCQlpbnRl cnJ1cHRzID0gPDMyIElSUV9UWVBFX0xFVkVMX0hJR0ggNz47DQo+ICsJCQkJY2xvY2tzID0gPCZw bWMgUE1DX1RZUEVfUEVSSVBIRVJBTCAzMj47DQo+ICsJCQkJZG1hcyA9IDwmZG1hMA0KPiArCQkJ CQkoQVQ5MV9YRE1BQ19EVF9NRU1fSUYoMCkgfA0KPiArCQkJCQkgQVQ5MV9YRE1BQ19EVF9QRVJf SUYoMSkgfA0KPiArCQkJCQkgQVQ5MV9YRE1BQ19EVF9QRVJJRCgyMikpPiwNCj4gKwkJCQkJPCZk bWEwDQo+ICsJCQkJCShBVDkxX1hETUFDX0RUX01FTV9JRigwKSB8DQo+ICsJCQkJCSBBVDkxX1hE TUFDX0RUX1BFUl9JRigxKSB8DQo+ICsJCQkJCSBBVDkxX1hETUFDX0RUX1BFUklEKDIzKSk+Ow0K PiArCQkJCWRtYS1uYW1lcyA9ICJ0eCIsICJyeCI7DQo+ICsJCQkJYXRtZWwsZmlmby1zaXplID0g PDE2PjsNCj4gKwkJCQlzdGF0dXMgPSAiZGlzYWJsZWQiOw0KPiArCQkJfTsNCj4gKwkJfTsNCj4g Kw0KPiArCQlmbHgxMjogZmxleGNvbUBmMDAyNDAwMCB7DQo+ICsJCQljb21wYXRpYmxlID0gImF0 bWVsLHNhbWE1ZDItZmxleGNvbSI7DQo+ICsJCQlyZWcgPSA8MHhmMDAyNDAwMCAweDIwMD47DQo+ ICsJCQljbG9ja3MgPSA8JnBtYyBQTUNfVFlQRV9QRVJJUEhFUkFMIDMzPjsNCj4gKwkJCSNhZGRy ZXNzLWNlbGxzID0gPDE+Ow0KPiArCQkJI3NpemUtY2VsbHMgPSA8MT47DQo+ICsJCQlyYW5nZXMg PSA8MHgwIDB4ZjAwMjQwMDAgMHg4MDA+Ow0KPiArCQkJc3RhdHVzID0gImRpc2FibGVkIjsNCj4g Kw0KPiArCQkJdWFydDEyOiBzZXJpYWxAMjAwIHsNCj4gKwkJCQljb21wYXRpYmxlID0gIm1pY3Jv Y2hpcCxzYW05eDYwLXVzYXJ0IiwgImF0bWVsLGF0OTFzYW05MjYwLXVzYXJ0IjsNCj4gKwkJCQly ZWcgPSA8MHgyMDAgMHgyMDA+Ow0KPiArCQkJCWludGVycnVwdHMgPSA8MzMgSVJRX1RZUEVfTEVW RUxfSElHSCA3PjsNCj4gKwkJCQlkbWFzID0gPCZkbWEwDQo+ICsJCQkJCShBVDkxX1hETUFDX0RU X01FTV9JRigwKSB8DQo+ICsJCQkJCSBBVDkxX1hETUFDX0RUX1BFUl9JRigxKSB8DQo+ICsJCQkJ CSBBVDkxX1hETUFDX0RUX1BFUklEKDI0KSk+LA0KPiArCQkJCQk8JmRtYTANCj4gKwkJCQkJKEFU OTFfWERNQUNfRFRfTUVNX0lGKDApIHwNCj4gKwkJCQkJIEFUOTFfWERNQUNfRFRfUEVSX0lGKDEp IHwNCj4gKwkJCQkJIEFUOTFfWERNQUNfRFRfUEVSSUQoMjUpKT47DQo+ICsJCQkJZG1hLW5hbWVz ID0gInR4IiwgInJ4IjsNCj4gKwkJCQljbG9ja3MgPSA8JnBtYyBQTUNfVFlQRV9QRVJJUEhFUkFM IDMzPjsNCj4gKwkJCQljbG9jay1uYW1lcyA9ICJ1c2FydCI7DQo+ICsJCQkJYXRtZWwsdXNlLWRt YS1yeDsNCj4gKwkJCQlhdG1lbCx1c2UtZG1hLXR4Ow0KPiArCQkJCWF0bWVsLGZpZm8tc2l6ZSA9 IDwxNj47DQo+ICsJCQkJc3RhdHVzID0gImRpc2FibGVkIjsNCj4gKwkJCX07DQo+ICsNCj4gKwkJ CWkyYzEyOiBpMmNANjAwIHsNCj4gKwkJCQljb21wYXRpYmxlID0gIm1pY3JvY2hpcCxzYW05eDYw LWkyYyI7DQo+ICsJCQkJcmVnID0gPDB4NjAwIDB4MjAwPjsNCj4gKwkJCQlpbnRlcnJ1cHRzID0g PDMzIElSUV9UWVBFX0xFVkVMX0hJR0ggNz47DQo+ICsJCQkJY2xvY2tzID0gPCZwbWMgUE1DX1RZ UEVfUEVSSVBIRVJBTCAzMz47DQo+ICsJCQkJZG1hcyA9IDwmZG1hMA0KPiArCQkJCQkoQVQ5MV9Y RE1BQ19EVF9NRU1fSUYoMCkgfA0KPiArCQkJCQkgQVQ5MV9YRE1BQ19EVF9QRVJfSUYoMSkgfA0K PiArCQkJCQkgQVQ5MV9YRE1BQ19EVF9QRVJJRCgyNCkpPiwNCj4gKwkJCQkJPCZkbWEwDQo+ICsJ CQkJCShBVDkxX1hETUFDX0RUX01FTV9JRigwKSB8DQo+ICsJCQkJCSBBVDkxX1hETUFDX0RUX1BF Ul9JRigxKSB8DQo+ICsJCQkJCSBBVDkxX1hETUFDX0RUX1BFUklEKDI1KSk+Ow0KPiArCQkJCWRt YS1uYW1lcyA9ICJ0eCIsICJyeCI7DQo+ICsJCQkJYXRtZWwsZmlmby1zaXplID0gPDE2PjsNCj4g KwkJCQlzdGF0dXMgPSAiZGlzYWJsZWQiOw0KPiArCQkJfTsNCj4gKwkJfTsNCj4gKw0KPiArCQlw aXQ2NGIwOiB0aW1lckBmMDAyODAwMCB7DQo+ICsJCQljb21wYXRpYmxlID0gIm1pY3JvY2hpcCxz YW05eDYwLXBpdDY0YiI7DQo+ICsJCQlyZWcgPSA8MHhmMDAyODAwMCAweDEwMD47DQo+ICsJCQlp bnRlcnJ1cHRzID0gPDM3IElSUV9UWVBFX0xFVkVMX0hJR0ggNz47DQo+ICsJCQljbG9ja3MgPSA8 JnBtYyBQTUNfVFlQRV9QRVJJUEhFUkFMIDM3PiwgPCZwbWMgUE1DX1RZUEVfR0NLIDM3PjsNCj4g KwkJCWNsb2NrLW5hbWVzID0gInBjbGsiLCAiZ2NsayI7DQo+ICsJCX07DQo+ICsNCj4gKwkJc2hh OiBzaGFAZjAwMmMwMDAgew0KPiArCQkJY29tcGF0aWJsZSA9ICJhdG1lbCxhdDkxc2FtOWc0Ni1z aGEiOw0KPiArCQkJcmVnID0gPDB4ZjAwMmMwMDAgMHgxMDA+Ow0KPiArCQkJaW50ZXJydXB0cyA9 IDw0MSBJUlFfVFlQRV9MRVZFTF9ISUdIIDA+Ow0KPiArCQkJZG1hcyA9IDwmZG1hMA0KPiArCQkJ CShBVDkxX1hETUFDX0RUX01FTV9JRigwKSB8IEFUOTFfWERNQUNfRFRfUEVSX0lGKDEpIHwNCj4g KwkJCQkgQVQ5MV9YRE1BQ19EVF9QRVJJRCgzNCkpPjsNCj4gKwkJCWRtYS1uYW1lcyA9ICJ0eCI7 DQo+ICsJCQljbG9ja3MgPSA8JnBtYyBQTUNfVFlQRV9QRVJJUEhFUkFMIDQxPjsNCj4gKwkJCWNs b2NrLW5hbWVzID0gInNoYV9jbGsiOw0KPiArCQl9Ow0KPiArDQo+ICsJCXRybmc6IHRybmdAZjAw MzAwMDAgew0KPiArCQkJY29tcGF0aWJsZSA9ICJtaWNyb2NoaXAsc2FtOXg2MC10cm5nIjsNCj4g KwkJCXJlZyA9IDwweGYwMDMwMDAwIDB4MTAwPjsNCj4gKwkJCWludGVycnVwdHMgPSA8MzggSVJR X1RZUEVfTEVWRUxfSElHSCAwPjsNCj4gKwkJCWNsb2NrcyA9IDwmcG1jIFBNQ19UWVBFX1BFUklQ SEVSQUwgMzg+Ow0KPiArCQkJc3RhdHVzID0gImRpc2FibGVkIjsNCj4gKwkJfTsNCj4gKw0KPiAr CQlhZXM6IGFlc0BmMDAzNDAwMCB7DQo+ICsJCQljb21wYXRpYmxlID0gImF0bWVsLGF0OTFzYW05 ZzQ2LWFlcyI7DQo+ICsJCQlyZWcgPSA8MHhmMDAzNDAwMCAweDEwMD47DQo+ICsJCQlpbnRlcnJ1 cHRzID0gPDM5IElSUV9UWVBFX0xFVkVMX0hJR0ggMD47DQo+ICsJCQlkbWFzID0gPCZkbWEwDQo+ ICsJCQkJKEFUOTFfWERNQUNfRFRfTUVNX0lGKDApIHwgQVQ5MV9YRE1BQ19EVF9QRVJfSUYoMSkg fA0KPiArCQkJCSBBVDkxX1hETUFDX0RUX1BFUklEKDMyKSk+LA0KPiArCQkJICAgICAgIDwmZG1h MA0KPiArCQkJCShBVDkxX1hETUFDX0RUX01FTV9JRigwKSB8IEFUOTFfWERNQUNfRFRfUEVSX0lG KDEpIHwNCj4gKwkJCQkgQVQ5MV9YRE1BQ19EVF9QRVJJRCgzMykpPjsNCj4gKwkJCWRtYS1uYW1l cyA9ICJ0eCIsICJyeCI7DQo+ICsJCQljbG9ja3MgPSA8JnBtYyBQTUNfVFlQRV9QRVJJUEhFUkFM IDM5PjsNCj4gKwkJCWNsb2NrLW5hbWVzID0gImFlc19jbGsiOw0KPiArCQl9Ow0KPiArDQo+ICsJ CXRkZXM6IHRkZXNAZjAwMzgwMDAgew0KPiArCQkJY29tcGF0aWJsZSA9ICJhdG1lbCxhdDkxc2Ft OWc0Ni10ZGVzIjsNCj4gKwkJCXJlZyA9IDwweGYwMDM4MDAwIDB4MTAwPjsNCj4gKwkJCWludGVy cnVwdHMgPSA8NDAgSVJRX1RZUEVfTEVWRUxfSElHSCAwPjsNCj4gKwkJCWRtYXMgPSA8JmRtYTAN Cj4gKwkJCQkoQVQ5MV9YRE1BQ19EVF9NRU1fSUYoMCkgfCBBVDkxX1hETUFDX0RUX1BFUl9JRigx KSB8DQo+ICsJCQkJIEFUOTFfWERNQUNfRFRfUEVSSUQoMzEpKT4sDQo+ICsJCQkgICAgICAgPCZk bWEwDQo+ICsJCQkJKEFUOTFfWERNQUNfRFRfTUVNX0lGKDApIHwgQVQ5MV9YRE1BQ19EVF9QRVJf SUYoMSkgfA0KPiArCQkJCSBBVDkxX1hETUFDX0RUX1BFUklEKDMwKSk+Ow0KPiArCQkJZG1hLW5h bWVzID0gInR4IiwgInJ4IjsNCj4gKwkJCWNsb2NrcyA9IDwmcG1jIFBNQ19UWVBFX1BFUklQSEVS QUwgNDA+Ow0KPiArCQkJY2xvY2stbmFtZXMgPSAidGRlc19jbGsiOw0KPiArCQl9Ow0KPiArDQo+ ICsJCWNsYXNzZDogY2xhc3NkQGYwMDNjMDAwIHsNCj4gKwkJCWNvbXBhdGlibGUgPSAiYXRtZWws c2FtYTVkMi1jbGFzc2QiOw0KPiArCQkJcmVnID0gPDB4ZjAwM2MwMDAgMHgxMDA+Ow0KPiArCQkJ aW50ZXJydXB0cyA9IDw0MiBJUlFfVFlQRV9MRVZFTF9ISUdIIDc+Ow0KPiArCQkJZG1hcyA9IDwm ZG1hMA0KPiArCQkJCShBVDkxX1hETUFDX0RUX01FTV9JRigwKSB8IEFUOTFfWERNQUNfRFRfUEVS X0lGKDEpIHwNCj4gKwkJCQkgQVQ5MV9YRE1BQ19EVF9QRVJJRCgzNSkpPjsNCj4gKwkJCWRtYS1u YW1lcyA9ICJ0eCI7DQo+ICsJCQljbG9ja3MgPSA8JnBtYyBQTUNfVFlQRV9QRVJJUEhFUkFMIDQy PiwgPCZwbWMgUE1DX1RZUEVfR0NLIDQyPjsNCj4gKwkJCWNsb2NrLW5hbWVzID0gInBjbGsiLCAi Z2NsayI7DQo+ICsJCQlzdGF0dXMgPSAiZGlzYWJsZWQiOw0KPiArCQl9Ow0KPiArDQo+ICsJCXBp dDY0YjE6IHRpbWVyQGYwMDQwMDAwIHsNCj4gKwkJCWNvbXBhdGlibGUgPSAibWljcm9jaGlwLHNh bTl4NjAtcGl0NjRiIjsNCj4gKwkJCXJlZyA9IDwweGYwMDQwMDAwIDB4MTAwPjsNCj4gKwkJCWlu dGVycnVwdHMgPSA8NTggSVJRX1RZUEVfTEVWRUxfSElHSCA3PjsNCj4gKwkJCWNsb2NrcyA9IDwm cG1jIFBNQ19UWVBFX1BFUklQSEVSQUwgNTg+LCA8JnBtYyBQTUNfVFlQRV9HQ0sgNTg+Ow0KPiAr CQkJY2xvY2stbmFtZXMgPSAicGNsayIsICJnY2xrIjsNCj4gKwkJfTsNCj4gKw0KPiArCQljYW4w OiBjYW5AZjgwMDAwMDAgew0KPiArCQkJY29tcGF0aWJsZSA9ICJib3NjaCxtX2NhbiI7DQo+ICsJ CQlyZWcgPSA8MHhmODAwMDAwMCAweDEwMD4sIDwweDMwMDAwMCAweDc4MDA+Ow0KPiArCQkJcmVn LW5hbWVzID0gIm1fY2FuIiwgIm1lc3NhZ2VfcmFtIjsNCj4gKwkJCWludGVycnVwdHMgPSA8Mjkg SVJRX1RZUEVfTEVWRUxfSElHSCAwDQo+ICsJCQkJICAgICAgNjggSVJRX1RZUEVfTEVWRUxfSElH SCAwPjsNCj4gKwkJCWludGVycnVwdC1uYW1lcyA9ICJpbnQwIiwgImludDEiOw0KPiArCQkJY2xv Y2tzID0gPCZwbWMgUE1DX1RZUEVfUEVSSVBIRVJBTCAyOT4sIDwmcG1jIFBNQ19UWVBFX0dDSyAy OT47DQo+ICsJCQljbG9jay1uYW1lcyA9ICJoY2xrIiwgImNjbGsiOw0KPiArCQkJYXNzaWduZWQt Y2xvY2tzID0gPCZwbWMgUE1DX1RZUEVfQ09SRSBQTUNfVVRNST4sIDwmcG1jIFBNQ19UWVBFX0dD SyAyOT47DQo+ICsJCQlhc3NpZ25lZC1jbG9jay1yYXRlcyA9IDw0ODAwMDAwMDA+LCA8NDAwMDAw MDA+Ow0KPiArCQkJYXNzaWduZWQtY2xvY2stcGFyZW50cyA9IDwmcG1jIFBNQ19UWVBFX0NPUkUg UE1DX1VUTUk+LCA8JnBtYyBQTUNfVFlQRV9DT1JFIFBNQ19VVE1JPjsNCj4gKwkJCWJvc2NoLG1y YW0tY2ZnID0gPDB4MzQwMCAwIDAgNjQgMCAwIDMyIDMyPjsNCj4gKwkJCXN0YXR1cyA9ICJkaXNh YmxlZCI7DQo+ICsJCX07DQo+ICsNCj4gKwkJY2FuMTogY2FuQGY4MDA0MDAwIHsNCj4gKwkJCWNv bXBhdGlibGUgPSAiYm9zY2gsbV9jYW4iOw0KPiArCQkJcmVnID0gPDB4ZjgwMDQwMDAgMHgxMDA+ LCA8MHgzMDAwMDAgMHhiYzAwPjsNCj4gKwkJCXJlZy1uYW1lcyA9ICJtX2NhbiIsICJtZXNzYWdl X3JhbSI7DQo+ICsJCQlpbnRlcnJ1cHRzID0gPDMwIElSUV9UWVBFX0xFVkVMX0hJR0ggMA0KPiAr CQkJCSAgICAgIDY5IElSUV9UWVBFX0xFVkVMX0hJR0ggMD47DQo+ICsJCQlpbnRlcnJ1cHQtbmFt ZXMgPSAiaW50MCIsICJpbnQxIjsNCj4gKwkJCWNsb2NrcyA9IDwmcG1jIFBNQ19UWVBFX1BFUklQ SEVSQUwgMzA+LCA8JnBtYyBQTUNfVFlQRV9HQ0sgMzA+Ow0KPiArCQkJY2xvY2stbmFtZXMgPSAi aGNsayIsICJjY2xrIjsNCj4gKwkJCWFzc2lnbmVkLWNsb2NrcyA9IDwmcG1jIFBNQ19UWVBFX0NP UkUgUE1DX1VUTUk+LCA8JnBtYyBQTUNfVFlQRV9HQ0sgMzA+Ow0KPiArCQkJYXNzaWduZWQtY2xv Y2stcmF0ZXMgPSA8NDgwMDAwMDAwPiwgPDQwMDAwMDAwPjsNCj4gKwkJCWFzc2lnbmVkLWNsb2Nr LXBhcmVudHMgPSA8JnBtYyBQTUNfVFlQRV9DT1JFIFBNQ19VVE1JPiwgPCZwbWMgUE1DX1RZUEVf Q09SRSBQTUNfVVRNST47DQo+ICsJCQlib3NjaCxtcmFtLWNmZyA9IDwweDc4MDAgMCAwIDY0IDAg MCAzMiAzMj47DQo+ICsJCQlzdGF0dXMgPSAiZGlzYWJsZWQiOw0KPiArCQl9Ow0KPiArDQo+ICsJ CXRjYjogdGltZXJAZjgwMDgwMDAgew0KVGhlcmUgYXJlIHR3byB0aW1lciBjb3VudGVyIGJsb2Nr cyBhdmFpbGFibGUgaW4gc2FtOXg3IHNlcmllcyBzbyB0d28gDQpub2RlcyAidGNiMDogdGltZXJA ZjgwMDgwMDAgYW5kIHRjYjE6IHRpbWVyQGY4MDBjMDAwIiB3aXRoIGludGVycnVwdHMgMTcgDQph bmQgNDUiIGhhdmUgdG8gYmUgZGVmaW5lZCBoZXJlLg0KPiArCQkJY29tcGF0aWJsZSA9ICJtaWNy b2NoaXAsc2FtOXg2MC10Y2IiLCAic2ltcGxlLW1mZCIsICJzeXNjb0ZpeCB0aGUgY29tcGF0aWJs ZSBzdHJpbmcgdG8gImF0bWVsLHNhbWE1ZDItdGNiIi4gDQoibWljcm9jaGlwLHNhbTl4NjAtdGNi IiBpcyBubyBsb25nZXIgdXNlZC4NCj4gKwkJCXJlZyA9IDwweGY4MDA4MDAwIDB4MTAwPjsNCj4g KwkJCSNhZGRyZXNzLWNlbGxzID0gPDE+Ow0KPiArCQkJI3NpemUtY2VsbHMgPSA8MD47DQo+ICsJ CQlpbnRlcnJ1cHRzID0gPDE3IElSUV9UWVBFX0xFVkVMX0hJR0ggMD47DQo+ICsJCQljbG9ja3Mg PSA8JnBtYyBQTUNfVFlQRV9QRVJJUEhFUkFMIDE3PiwgPCZjbGszMmsgMD47DQo+ICsJCQljbG9j ay1uYW1lcyA9ICJ0MF9jbGsiLCAic2xvd19jbGsiOw0KPiArCQkJc3RhdHVzID0gImRpc2FibGVk IjsNCj4gKwkJfTsNCj4gKw0KPiArCQlmbHg2OiBmbGV4Y29tQGY4MDEwMDAwIHsNCj4gKwkJCWNv bXBhdGlibGUgPSAiYXRtZWwsc2FtYTVkMi1mbGV4Y29tIjsNCj4gKwkJCXJlZyA9IDwweGY4MDEw MDAwIDB4MjAwPjsNCj4gKwkJCWNsb2NrcyA9IDwmcG1jIFBNQ19UWVBFX1BFUklQSEVSQUwgOT47 DQo+ICsJCQkjYWRkcmVzcy1jZWxscyA9IDwxPjsNCj4gKwkJCSNzaXplLWNlbGxzID0gPDE+Ow0K PiArCQkJcmFuZ2VzID0gPDB4MCAweGY4MDEwMDAwIDB4ODAwPjsNCj4gKwkJCXN0YXR1cyA9ICJk aXNhYmxlZCI7DQo+ICsNCj4gKwkJCXVhcnQ2OiBzZXJpYWxAMjAwIHsNCj4gKwkJCQljb21wYXRp YmxlID0gIm1pY3JvY2hpcCxzYW05eDYwLXVzYXJ0IiwgImF0bWVsLGF0OTFzYW05MjYwLXVzYXJ0 IjsNCj4gKwkJCQlyZWcgPSA8MHgyMDAgMHgyMDA+Ow0KPiArCQkJCWludGVycnVwdHMgPSA8OSBJ UlFfVFlQRV9MRVZFTF9ISUdIIDc+Ow0KPiArCQkJCWRtYXMgPSA8JmRtYTANCj4gKwkJCQkJKEFU OTFfWERNQUNfRFRfTUVNX0lGKDApIHwNCj4gKwkJCQkJIEFUOTFfWERNQUNfRFRfUEVSX0lGKDEp IHwNCj4gKwkJCQkJIEFUOTFfWERNQUNfRFRfUEVSSUQoMTIpKT4sDQo+ICsJCQkJCTwmZG1hMA0K PiArCQkJCQkoQVQ5MV9YRE1BQ19EVF9NRU1fSUYoMCkgfA0KPiArCQkJCQkgQVQ5MV9YRE1BQ19E VF9QRVJfSUYoMSkgfA0KPiArCQkJCQkgQVQ5MV9YRE1BQ19EVF9QRVJJRCgxMykpPjsNCj4gKwkJ CQlkbWEtbmFtZXMgPSAidHgiLCAicngiOw0KPiArCQkJCWNsb2NrcyA9IDwmcG1jIFBNQ19UWVBF X1BFUklQSEVSQUwgOT47DQo+ICsJCQkJY2xvY2stbmFtZXMgPSAidXNhcnQiOw0KPiArCQkJCWF0 bWVsLHVzZS1kbWEtcng7DQo+ICsJCQkJYXRtZWwsdXNlLWRtYS10eDsNCj4gKwkJCQlhdG1lbCxm aWZvLXNpemUgPSA8MTY+Ow0KPiArCQkJCXN0YXR1cyA9ICJkaXNhYmxlZCI7DQo+ICsJCQl9Ow0K PiArDQo+ICsJCQlpMmM2OiBpMmNANjAwIHsNCj4gKwkJCQljb21wYXRpYmxlID0gIm1pY3JvY2hp cCxzYW05eDYwLWkyYyI7DQo+ICsJCQkJcmVnID0gPDB4NjAwIDB4MjAwPjsNCj4gKwkJCQlpbnRl cnJ1cHRzID0gPDkgSVJRX1RZUEVfTEVWRUxfSElHSCA3PjsNCj4gKwkJCQljbG9ja3MgPSA8JnBt YyBQTUNfVFlQRV9QRVJJUEhFUkFMIDk+Ow0KPiArCQkJCWRtYXMgPSA8JmRtYTANCj4gKwkJCQkJ KEFUOTFfWERNQUNfRFRfTUVNX0lGKDApIHwNCj4gKwkJCQkJIEFUOTFfWERNQUNfRFRfUEVSX0lG KDEpIHwNCj4gKwkJCQkJIEFUOTFfWERNQUNfRFRfUEVSSUQoMTIpKT4sDQo+ICsJCQkJCTwmZG1h MA0KPiArCQkJCQkoQVQ5MV9YRE1BQ19EVF9NRU1fSUYoMCkgfA0KPiArCQkJCQkgQVQ5MV9YRE1B Q19EVF9QRVJfSUYoMSkgfA0KPiArCQkJCQkgQVQ5MV9YRE1BQ19EVF9QRVJJRCgxMykpPjsNCj4g KwkJCQlkbWEtbmFtZXMgPSAidHgiLCAicngiOw0KPiArCQkJCWF0bWVsLGZpZm8tc2l6ZSA9IDwx Nj47DQo+ICsJCQkJc3RhdHVzID0gImRpc2FibGVkIjsNCj4gKwkJCX07DQo+ICsJCX07DQo+ICsN Cj4gKwkJZmx4NzogZmxleGNvbUBmODAxNDAwMCB7DQo+ICsJCQljb21wYXRpYmxlID0gImF0bWVs LHNhbWE1ZDItZmxleGNvbSI7DQo+ICsJCQlyZWcgPSA8MHhmODAxNDAwMCAweDIwMD47DQo+ICsJ CQljbG9ja3MgPSA8JnBtYyBQTUNfVFlQRV9QRVJJUEhFUkFMIDEwPjsNCj4gKwkJCSNhZGRyZXNz LWNlbGxzID0gPDE+Ow0KPiArCQkJI3NpemUtY2VsbHMgPSA8MT47DQo+ICsJCQlyYW5nZXMgPSA8 MHgwIDB4ZjgwMTQwMDAgMHg4MDA+Ow0KPiArCQkJc3RhdHVzID0gImRpc2FibGVkIjsNCj4gKw0K PiArCQkJdWFydDc6IHNlcmlhbEAyMDAgew0KPiArCQkJCWNvbXBhdGlibGUgPSAibWljcm9jaGlw LHNhbTl4NjAtdXNhcnQiLCAiYXRtZWwsYXQ5MXNhbTkyNjAtdXNhcnQiOw0KPiArCQkJCXJlZyA9 IDwweDIwMCAweDIwMD47DQo+ICsJCQkJaW50ZXJydXB0cyA9IDwxMCBJUlFfVFlQRV9MRVZFTF9I SUdIIDc+Ow0KPiArCQkJCWRtYXMgPSA8JmRtYTANCj4gKwkJCQkJKEFUOTFfWERNQUNfRFRfTUVN X0lGKDApIHwNCj4gKwkJCQkJIEFUOTFfWERNQUNfRFRfUEVSX0lGKDEpIHwNCj4gKwkJCQkJIEFU OTFfWERNQUNfRFRfUEVSSUQoMTQpKT4sDQo+ICsJCQkJCTwmZG1hMA0KPiArCQkJCQkoQVQ5MV9Y RE1BQ19EVF9NRU1fSUYoMCkgfA0KPiArCQkJCQkgQVQ5MV9YRE1BQ19EVF9QRVJfSUYoMSkgfA0K PiArCQkJCQkgQVQ5MV9YRE1BQ19EVF9QRVJJRCgxNSkpPjsNCj4gKwkJCQlkbWEtbmFtZXMgPSAi dHgiLCAicngiOw0KPiArCQkJCWNsb2NrcyA9IDwmcG1jIFBNQ19UWVBFX1BFUklQSEVSQUwgMTA+ Ow0KPiArCQkJCWNsb2NrLW5hbWVzID0gInVzYXJ0IjsNCj4gKwkJCQlhdG1lbCx1c2UtZG1hLXJ4 Ow0KPiArCQkJCWF0bWVsLHVzZS1kbWEtdHg7DQo+ICsJCQkJYXRtZWwsZmlmby1zaXplID0gPDE2 PjsNCj4gKwkJCQlzdGF0dXMgPSAiZGlzYWJsZWQiOw0KPiArCQkJfTsNCj4gKw0KPiArCQkJaTJj NzogaTJjQDYwMCB7DQo+ICsJCQkJY29tcGF0aWJsZSA9ICJtaWNyb2NoaXAsc2FtOXg2MC1pMmMi Ow0KPiArCQkJCXJlZyA9IDwweDYwMCAweDIwMD47DQo+ICsJCQkJaW50ZXJydXB0cyA9IDwxMCBJ UlFfVFlQRV9MRVZFTF9ISUdIIDc+Ow0KPiArCQkJCWNsb2NrcyA9IDwmcG1jIFBNQ19UWVBFX1BF UklQSEVSQUwgMTA+Ow0KPiArCQkJCWRtYXMgPSA8JmRtYTANCj4gKwkJCQkJKEFUOTFfWERNQUNf RFRfTUVNX0lGKDApIHwNCj4gKwkJCQkJIEFUOTFfWERNQUNfRFRfUEVSX0lGKDEpIHwNCj4gKwkJ CQkJIEFUOTFfWERNQUNfRFRfUEVSSUQoMTQpKT4sDQo+ICsJCQkJCTwmZG1hMA0KPiArCQkJCQko QVQ5MV9YRE1BQ19EVF9NRU1fSUYoMCkgfA0KPiArCQkJCQkgQVQ5MV9YRE1BQ19EVF9QRVJfSUYo MSkgfA0KPiArCQkJCQkgQVQ5MV9YRE1BQ19EVF9QRVJJRCgxNSkpPjsNCj4gKwkJCQlkbWEtbmFt ZXMgPSAidHgiLCAicngiOw0KPiArCQkJCWF0bWVsLGZpZm8tc2l6ZSA9IDwxNj47DQo+ICsJCQkJ c3RhdHVzID0gImRpc2FibGVkIjsNCj4gKwkJCX07DQo+ICsJCX07DQo+ICsNCj4gKwkJZmx4ODog ZmxleGNvbUBmODAxODAwMCB7DQo+ICsJCQljb21wYXRpYmxlID0gImF0bWVsLHNhbWE1ZDItZmxl eGNvbSI7DQo+ICsJCQlyZWcgPSA8MHhmODAxODAwMCAweDIwMD47DQo+ICsJCQljbG9ja3MgPSA8 JnBtYyBQTUNfVFlQRV9QRVJJUEhFUkFMIDExPjsNCj4gKwkJCSNhZGRyZXNzLWNlbGxzID0gPDE+ Ow0KPiArCQkJI3NpemUtY2VsbHMgPSA8MT47DQo+ICsJCQlyYW5nZXMgPSA8MHgwIDB4ZjgwMTgw MDAgMHg4MDA+Ow0KPiArCQkJc3RhdHVzID0gImRpc2FibGVkIjsNCj4gKw0KPiArCQkJdWFydDg6 IHNlcmlhbEAyMDAgew0KPiArCQkJCWNvbXBhdGlibGUgPSAibWljcm9jaGlwLHNhbTl4NjAtdXNh cnQiLCAiYXRtZWwsYXQ5MXNhbTkyNjAtdXNhcnQiOw0KPiArCQkJCXJlZyA9IDwweDIwMCAweDIw MD47DQo+ICsJCQkJaW50ZXJydXB0cyA9IDwxMSBJUlFfVFlQRV9MRVZFTF9ISUdIIDc+Ow0KPiAr CQkJCWRtYXMgPSA8JmRtYTANCj4gKwkJCQkJKEFUOTFfWERNQUNfRFRfTUVNX0lGKDApIHwNCj4g KwkJCQkJIEFUOTFfWERNQUNfRFRfUEVSX0lGKDEpIHwNCj4gKwkJCQkJIEFUOTFfWERNQUNfRFRf UEVSSUQoMTYpKT4sDQo+ICsJCQkJCTwmZG1hMA0KPiArCQkJCQkoQVQ5MV9YRE1BQ19EVF9NRU1f SUYoMCkgfA0KPiArCQkJCQkgQVQ5MV9YRE1BQ19EVF9QRVJfSUYoMSkgfA0KPiArCQkJCQkgQVQ5 MV9YRE1BQ19EVF9QRVJJRCgxNykpPjsNCj4gKwkJCQlkbWEtbmFtZXMgPSAidHgiLCAicngiOw0K PiArCQkJCWNsb2NrcyA9IDwmcG1jIFBNQ19UWVBFX1BFUklQSEVSQUwgMTE+Ow0KPiArCQkJCWNs b2NrLW5hbWVzID0gInVzYXJ0IjsNCj4gKwkJCQlhdG1lbCx1c2UtZG1hLXJ4Ow0KPiArCQkJCWF0 bWVsLHVzZS1kbWEtdHg7DQo+ICsJCQkJYXRtZWwsZmlmby1zaXplID0gPDE2PjsNCj4gKwkJCQlz dGF0dXMgPSAiZGlzYWJsZWQiOw0KPiArCQkJfTsNCj4gKw0KPiArCQkJaTJjODogaTJjQDYwMCB7 DQo+ICsJCQkJY29tcGF0aWJsZSA9ICJtaWNyb2NoaXAsc2FtOXg2MC1pMmMiOw0KPiArCQkJCXJl ZyA9IDwweDYwMCAweDIwMD47DQo+ICsJCQkJaW50ZXJydXB0cyA9IDwxMSBJUlFfVFlQRV9MRVZF TF9ISUdIIDc+Ow0KPiArCQkJCWNsb2NrcyA9IDwmcG1jIFBNQ19UWVBFX1BFUklQSEVSQUwgMTE+ Ow0KPiArCQkJCWRtYXMgPSA8JmRtYTANCj4gKwkJCQkJKEFUOTFfWERNQUNfRFRfTUVNX0lGKDAp IHwNCj4gKwkJCQkJIEFUOTFfWERNQUNfRFRfUEVSX0lGKDEpIHwNCj4gKwkJCQkJIEFUOTFfWERN QUNfRFRfUEVSSUQoMTYpKT4sDQo+ICsJCQkJCTwmZG1hMA0KPiArCQkJCQkoQVQ5MV9YRE1BQ19E VF9NRU1fSUYoMCkgfA0KPiArCQkJCQkgQVQ5MV9YRE1BQ19EVF9QRVJfSUYoMSkgfA0KPiArCQkJ CQkgQVQ5MV9YRE1BQ19EVF9QRVJJRCgxNykpPjsNCj4gKwkJCQlkbWEtbmFtZXMgPSAidHgiLCAi cngiOw0KPiArCQkJCWF0bWVsLGZpZm8tc2l6ZSA9IDwxNj47DQo+ICsJCQkJc3RhdHVzID0gImRp c2FibGVkIjsNCj4gKwkJCX07DQo+ICsJCX07DQo+ICsNCj4gKwkJZmx4MDogZmxleGNvbUBmODAx YzAwMCB7DQo+ICsJCQljb21wYXRpYmxlID0gImF0bWVsLHNhbWE1ZDItZmxleGNvbSI7DQo+ICsJ CQlyZWcgPSA8MHhmODAxYzAwMCAweDIwMD47DQo+ICsJCQljbG9ja3MgPSA8JnBtYyBQTUNfVFlQ RV9QRVJJUEhFUkFMIDU+Ow0KPiArCQkJI2FkZHJlc3MtY2VsbHMgPSA8MT47DQo+ICsJCQkjc2l6 ZS1jZWxscyA9IDwxPjsNCj4gKwkJCXJhbmdlcyA9IDwweDAgMHhmODAxYzAwMCAweDgwMD47DQo+ ICsJCQlzdGF0dXMgPSAiZGlzYWJsZWQiOw0KPiArDQo+ICsJCQl1YXJ0MDogc2VyaWFsQDIwMCB7 DQo+ICsJCQkJY29tcGF0aWJsZSA9ICJtaWNyb2NoaXAsc2FtOXg2MC11c2FydCIsICJhdG1lbCxh dDkxc2FtOTI2MC11c2FydCI7DQo+ICsJCQkJcmVnID0gPDB4MjAwIDB4MjAwPjsNCj4gKwkJCQlp bnRlcnJ1cHRzID0gPDUgSVJRX1RZUEVfTEVWRUxfSElHSCA3PjsNCj4gKwkJCQlkbWFzID0gPCZk bWEwDQo+ICsJCQkJCShBVDkxX1hETUFDX0RUX01FTV9JRigwKSB8DQo+ICsJCQkJCSBBVDkxX1hE TUFDX0RUX1BFUl9JRigxKSB8DQo+ICsJCQkJCSBBVDkxX1hETUFDX0RUX1BFUklEKDApKT4sDQo+ ICsJCQkJCTwmZG1hMA0KPiArCQkJCQkoQVQ5MV9YRE1BQ19EVF9NRU1fSUYoMCkgfA0KPiArCQkJ CQkgQVQ5MV9YRE1BQ19EVF9QRVJfSUYoMSkgfA0KPiArCQkJCQkgQVQ5MV9YRE1BQ19EVF9QRVJJ RCgxKSk+Ow0KPiArCQkJCWRtYS1uYW1lcyA9ICJ0eCIsICJyeCI7DQo+ICsJCQkJY2xvY2tzID0g PCZwbWMgUE1DX1RZUEVfUEVSSVBIRVJBTCA1PjsNCj4gKwkJCQljbG9jay1uYW1lcyA9ICJ1c2Fy dCI7DQo+ICsJCQkJYXRtZWwsdXNlLWRtYS1yeDsNCj4gKwkJCQlhdG1lbCx1c2UtZG1hLXR4Ow0K PiArCQkJCWF0bWVsLGZpZm8tc2l6ZSA9IDwxNj47DQo+ICsJCQkJc3RhdHVzID0gImRpc2FibGVk IjsNCj4gKwkJCX07DQo+ICsNCj4gKwkJCXNwaTA6IHNwaUA0MDAgew0KPiArCQkJCWNvbXBhdGli bGUgPSAibWljcm9jaGlwLHNhbTl4NjAtc3BpIiwgImF0bWVsLGF0OTFybTkyMDAtc3BpIjsNCj4g KwkJCQlyZWcgPSA8MHg0MDAgMHgyMDA+Ow0KPiArCQkJCWludGVycnVwdHMgPSA8NSBJUlFfVFlQ RV9MRVZFTF9ISUdIIDc+Ow0KPiArCQkJCWNsb2NrcyA9IDwmcG1jIFBNQ19UWVBFX1BFUklQSEVS QUwgNT47DQo+ICsJCQkJY2xvY2stbmFtZXMgPSAic3BpX2NsayI7DQo+ICsJCQkJZG1hcyA9IDwm ZG1hMA0KPiArCQkJCQkoQVQ5MV9YRE1BQ19EVF9NRU1fSUYoMCkgfA0KPiArCQkJCQkgQVQ5MV9Y RE1BQ19EVF9QRVJfSUYoMSkgfA0KPiArCQkJCQkgQVQ5MV9YRE1BQ19EVF9QRVJJRCgwKSk+LA0K PiArCQkJCQk8JmRtYTANCj4gKwkJCQkJKEFUOTFfWERNQUNfRFRfTUVNX0lGKDApIHwNCj4gKwkJ CQkJIEFUOTFfWERNQUNfRFRfUEVSX0lGKDEpIHwNCj4gKwkJCQkJIEFUOTFfWERNQUNfRFRfUEVS SUQoMSkpPjsNCj4gKwkJCQlkbWEtbmFtZXMgPSAidHgiLCAicngiOw0KPiArCQkJCWF0bWVsLGZp Zm8tc2l6ZSA9IDwxNj47DQo+ICsJCQkJc3RhdHVzID0gImRpc2FibGVkIjsNCj4gKwkJCX07DQo+ ICsNCj4gKwkJCWkyYzA6IGkyY0A2MDAgew0KPiArCQkJCWNvbXBhdGlibGUgPSAibWljcm9jaGlw LHNhbTl4NjAtaTJjIjsNCj4gKwkJCQlyZWcgPSA8MHg2MDAgMHgyMDA+Ow0KPiArCQkJCWludGVy cnVwdHMgPSA8NSBJUlFfVFlQRV9MRVZFTF9ISUdIIDc+Ow0KPiArCQkJCWNsb2NrcyA9IDwmcG1j IFBNQ19UWVBFX1BFUklQSEVSQUwgNT47DQo+ICsJCQkJZG1hcyA9IDwmZG1hMA0KPiArCQkJCQko QVQ5MV9YRE1BQ19EVF9NRU1fSUYoMCkgfA0KPiArCQkJCQkgQVQ5MV9YRE1BQ19EVF9QRVJfSUYo MSkgfA0KPiArCQkJCQkgQVQ5MV9YRE1BQ19EVF9QRVJJRCgwKSk+LA0KPiArCQkJCQk8JmRtYTAN Cj4gKwkJCQkJKEFUOTFfWERNQUNfRFRfTUVNX0lGKDApIHwNCj4gKwkJCQkJIEFUOTFfWERNQUNf RFRfUEVSX0lGKDEpIHwNCj4gKwkJCQkJIEFUOTFfWERNQUNfRFRfUEVSSUQoMSkpPjsNCj4gKwkJ CQlkbWEtbmFtZXMgPSAidHgiLCAicngiOw0KPiArCQkJCWF0bWVsLGZpZm8tc2l6ZSA9IDwxNj47 DQo+ICsJCQkJc3RhdHVzID0gImRpc2FibGVkIjsNCj4gKwkJCX07DQo+ICsJCX07DQo+ICsNCj4g KwkJZmx4MTogZmxleGNvbUBmODAyMDAwMCB7DQo+ICsJCQljb21wYXRpYmxlID0gImF0bWVsLHNh bWE1ZDItZmxleGNvbSI7DQo+ICsJCQlyZWcgPSA8MHhmODAyMDAwMCAweDIwMD47DQo+ICsJCQlj bG9ja3MgPSA8JnBtYyBQTUNfVFlQRV9QRVJJUEhFUkFMIDY+Ow0KPiArCQkJI2FkZHJlc3MtY2Vs bHMgPSA8MT47DQo+ICsJCQkjc2l6ZS1jZWxscyA9IDwxPjsNCj4gKwkJCXJhbmdlcyA9IDwweDAg MHhmODAyMDAwMCAweDgwMD47DQo+ICsJCQlzdGF0dXMgPSAiZGlzYWJsZWQiOw0KPiArDQo+ICsJ CQl1YXJ0MTogc2VyaWFsQDIwMCB7DQo+ICsJCQkJY29tcGF0aWJsZSA9ICJtaWNyb2NoaXAsc2Ft OXg2MC11c2FydCIsICJhdG1lbCxhdDkxc2FtOTI2MC11c2FydCI7DQo+ICsJCQkJcmVnID0gPDB4 MjAwIDB4MjAwPjsNCj4gKwkJCQlpbnRlcnJ1cHRzID0gPDYgSVJRX1RZUEVfTEVWRUxfSElHSCA3 PjsNCj4gKwkJCQlkbWFzID0gPCZkbWEwDQo+ICsJCQkJCShBVDkxX1hETUFDX0RUX01FTV9JRigw KSB8DQo+ICsJCQkJCSBBVDkxX1hETUFDX0RUX1BFUl9JRigxKSB8DQo+ICsJCQkJCSBBVDkxX1hE TUFDX0RUX1BFUklEKDIpKT4sDQo+ICsJCQkJCTwmZG1hMA0KPiArCQkJCQkoQVQ5MV9YRE1BQ19E VF9NRU1fSUYoMCkgfA0KPiArCQkJCQkgQVQ5MV9YRE1BQ19EVF9QRVJfSUYoMSkgfA0KPiArCQkJ CQkgQVQ5MV9YRE1BQ19EVF9QRVJJRCgzKSk+Ow0KPiArCQkJCWRtYS1uYW1lcyA9ICJ0eCIsICJy eCI7DQo+ICsJCQkJY2xvY2tzID0gPCZwbWMgUE1DX1RZUEVfUEVSSVBIRVJBTCA2PjsNCj4gKwkJ CQljbG9jay1uYW1lcyA9ICJ1c2FydCI7DQo+ICsJCQkJYXRtZWwsdXNlLWRtYS1yeDsNCj4gKwkJ CQlhdG1lbCx1c2UtZG1hLXR4Ow0KPiArCQkJCWF0bWVsLGZpZm8tc2l6ZSA9IDwxNj47DQo+ICsJ CQkJc3RhdHVzID0gImRpc2FibGVkIjsNCj4gKwkJCX07DQo+ICsNCj4gKwkJCXNwaTE6IHNwaUA0 MDAgew0KPiArCQkJCWNvbXBhdGlibGUgPSAibWljcm9jaGlwLHNhbTl4NjAtc3BpIiwgImF0bWVs LGF0OTFybTkyMDAtc3BpIjsNCj4gKwkJCQlyZWcgPSA8MHg0MDAgMHgyMDA+Ow0KPiArCQkJCWlu dGVycnVwdHMgPSA8NiBJUlFfVFlQRV9MRVZFTF9ISUdIIDc+Ow0KPiArCQkJCWNsb2NrcyA9IDwm cG1jIFBNQ19UWVBFX1BFUklQSEVSQUwgNj47DQo+ICsJCQkJY2xvY2stbmFtZXMgPSAic3BpX2Ns ayI7DQo+ICsJCQkJZG1hcyA9IDwmZG1hMA0KPiArCQkJCQkoQVQ5MV9YRE1BQ19EVF9NRU1fSUYo MCkgfA0KPiArCQkJCQkgQVQ5MV9YRE1BQ19EVF9QRVJfSUYoMSkgfA0KPiArCQkJCQkgQVQ5MV9Y RE1BQ19EVF9QRVJJRCgyKSk+LA0KPiArCQkJCQk8JmRtYTANCj4gKwkJCQkJKEFUOTFfWERNQUNf RFRfTUVNX0lGKDApIHwNCj4gKwkJCQkJIEFUOTFfWERNQUNfRFRfUEVSX0lGKDEpIHwNCj4gKwkJ CQkJIEFUOTFfWERNQUNfRFRfUEVSSUQoMykpPjsNCj4gKwkJCQlkbWEtbmFtZXMgPSAidHgiLCAi cngiOw0KPiArCQkJCWF0bWVsLGZpZm8tc2l6ZSA9IDwxNj47DQo+ICsJCQkJc3RhdHVzID0gImRp c2FibGVkIjsNCj4gKwkJCX07DQo+ICsNCj4gKwkJCWkyYzE6IGkyY0A2MDAgew0KPiArCQkJCWNv bXBhdGlibGUgPSAibWljcm9jaGlwLHNhbTl4NjAtaTJjIjsNCj4gKwkJCQlyZWcgPSA8MHg2MDAg MHgyMDA+Ow0KPiArCQkJCWludGVycnVwdHMgPSA8NiBJUlFfVFlQRV9MRVZFTF9ISUdIIDc+Ow0K PiArCQkJCWNsb2NrcyA9IDwmcG1jIFBNQ19UWVBFX1BFUklQSEVSQUwgNj47DQo+ICsJCQkJZG1h cyA9IDwmZG1hMA0KPiArCQkJCQkoQVQ5MV9YRE1BQ19EVF9NRU1fSUYoMCkgfA0KPiArCQkJCQkg QVQ5MV9YRE1BQ19EVF9QRVJfSUYoMSkgfA0KPiArCQkJCQkgQVQ5MV9YRE1BQ19EVF9QRVJJRCgy KSk+LA0KPiArCQkJCQk8JmRtYTANCj4gKwkJCQkJKEFUOTFfWERNQUNfRFRfTUVNX0lGKDApIHwN Cj4gKwkJCQkJIEFUOTFfWERNQUNfRFRfUEVSX0lGKDEpIHwNCj4gKwkJCQkJIEFUOTFfWERNQUNf RFRfUEVSSUQoMykpPjsNCj4gKwkJCQlkbWEtbmFtZXMgPSAidHgiLCAicngiOw0KPiArCQkJCWF0 bWVsLGZpZm8tc2l6ZSA9IDwxNj47DQo+ICsJCQkJc3RhdHVzID0gImRpc2FibGVkIjsNCj4gKwkJ CX07DQo+ICsJCX07DQo+ICsNCj4gKwkJZmx4MjogZmxleGNvbUBmODAyNDAwMCB7DQo+ICsJCQlj b21wYXRpYmxlID0gImF0bWVsLHNhbWE1ZDItZmxleGNvbSI7DQo+ICsJCQlyZWcgPSA8MHhmODAy NDAwMCAweDIwMD47DQo+ICsJCQljbG9ja3MgPSA8JnBtYyBQTUNfVFlQRV9QRVJJUEhFUkFMIDc+ Ow0KPiArCQkJI2FkZHJlc3MtY2VsbHMgPSA8MT47DQo+ICsJCQkjc2l6ZS1jZWxscyA9IDwxPjsN Cj4gKwkJCXJhbmdlcyA9IDwweDAgMHhmODAyNDAwMCAweDgwMD47DQo+ICsJCQlzdGF0dXMgPSAi ZGlzYWJsZWQiOw0KPiArDQo+ICsJCQl1YXJ0Mjogc2VyaWFsQDIwMCB7DQo+ICsJCQkJY29tcGF0 aWJsZSA9ICJtaWNyb2NoaXAsc2FtOXg2MC11c2FydCIsICJhdG1lbCxhdDkxc2FtOTI2MC11c2Fy dCI7DQo+ICsJCQkJcmVnID0gPDB4MjAwIDB4MjAwPjsNCj4gKwkJCQlpbnRlcnJ1cHRzID0gPDcg SVJRX1RZUEVfTEVWRUxfSElHSCA3PjsNCj4gKwkJCQlkbWFzID0gPCZkbWEwDQo+ICsJCQkJCShB VDkxX1hETUFDX0RUX01FTV9JRigwKSB8DQo+ICsJCQkJCSBBVDkxX1hETUFDX0RUX1BFUl9JRigx KSB8DQo+ICsJCQkJCSBBVDkxX1hETUFDX0RUX1BFUklEKDQpKT4sDQo+ICsJCQkJCTwmZG1hMA0K PiArCQkJCQkoQVQ5MV9YRE1BQ19EVF9NRU1fSUYoMCkgfA0KPiArCQkJCQkgQVQ5MV9YRE1BQ19E VF9QRVJfSUYoMSkgfA0KPiArCQkJCQkgQVQ5MV9YRE1BQ19EVF9QRVJJRCg1KSk+Ow0KPiArCQkJ CWRtYS1uYW1lcyA9ICJ0eCIsICJyeCI7DQo+ICsJCQkJY2xvY2tzID0gPCZwbWMgUE1DX1RZUEVf UEVSSVBIRVJBTCA3PjsNCj4gKwkJCQljbG9jay1uYW1lcyA9ICJ1c2FydCI7DQo+ICsJCQkJYXRt ZWwsdXNlLWRtYS1yeDsNCj4gKwkJCQlhdG1lbCx1c2UtZG1hLXR4Ow0KPiArCQkJCWF0bWVsLGZp Zm8tc2l6ZSA9IDwxNj47DQo+ICsJCQkJc3RhdHVzID0gImRpc2FibGVkIjsNCj4gKwkJCX07DQo+ ICsNCj4gKwkJCXNwaTI6IHNwaUA0MDAgew0KPiArCQkJCWNvbXBhdGlibGUgPSAibWljcm9jaGlw LHNhbTl4NjAtc3BpIiwgImF0bWVsLGF0OTFybTkyMDAtc3BpIjsNCj4gKwkJCQlyZWcgPSA8MHg0 MDAgMHgyMDA+Ow0KPiArCQkJCWludGVycnVwdHMgPSA8NyBJUlFfVFlQRV9MRVZFTF9ISUdIIDc+ Ow0KPiArCQkJCWNsb2NrcyA9IDwmcG1jIFBNQ19UWVBFX1BFUklQSEVSQUwgNz47DQo+ICsJCQkJ Y2xvY2stbmFtZXMgPSAic3BpX2NsayI7DQo+ICsJCQkJZG1hcyA9IDwmZG1hMA0KPiArCQkJCQko QVQ5MV9YRE1BQ19EVF9NRU1fSUYoMCkgfA0KPiArCQkJCQkgQVQ5MV9YRE1BQ19EVF9QRVJfSUYo MSkgfA0KPiArCQkJCQkgQVQ5MV9YRE1BQ19EVF9QRVJJRCg0KSk+LA0KPiArCQkJCQk8JmRtYTAN Cj4gKwkJCQkJKEFUOTFfWERNQUNfRFRfTUVNX0lGKDApIHwNCj4gKwkJCQkJIEFUOTFfWERNQUNf RFRfUEVSX0lGKDEpIHwNCj4gKwkJCQkJIEFUOTFfWERNQUNfRFRfUEVSSUQoNSkpPjsNCj4gKwkJ CQlkbWEtbmFtZXMgPSAidHgiLCAicngiOw0KPiArCQkJCWF0bWVsLGZpZm8tc2l6ZSA9IDwxNj47 DQo+ICsJCQkJc3RhdHVzID0gImRpc2FibGVkIjsNCj4gKwkJCX07DQo+ICsNCj4gKwkJCWkyYzI6 IGkyY0A2MDAgew0KPiArCQkJCWNvbXBhdGlibGUgPSAibWljcm9jaGlwLHNhbTl4NjAtaTJjIjsN Cj4gKwkJCQlyZWcgPSA8MHg2MDAgMHgyMDA+Ow0KPiArCQkJCWludGVycnVwdHMgPSA8NyBJUlFf VFlQRV9MRVZFTF9ISUdIIDc+Ow0KPiArCQkJCWNsb2NrcyA9IDwmcG1jIFBNQ19UWVBFX1BFUklQ SEVSQUwgNz47DQo+ICsJCQkJZG1hcyA9IDwmZG1hMA0KPiArCQkJCQkoQVQ5MV9YRE1BQ19EVF9N RU1fSUYoMCkgfA0KPiArCQkJCQkgQVQ5MV9YRE1BQ19EVF9QRVJfSUYoMSkgfA0KPiArCQkJCQkg QVQ5MV9YRE1BQ19EVF9QRVJJRCg0KSk+LA0KPiArCQkJCQk8JmRtYTANCj4gKwkJCQkJKEFUOTFf WERNQUNfRFRfTUVNX0lGKDApIHwNCj4gKwkJCQkJIEFUOTFfWERNQUNfRFRfUEVSX0lGKDEpIHwN Cj4gKwkJCQkJIEFUOTFfWERNQUNfRFRfUEVSSUQoNSkpPjsNCj4gKwkJCQlkbWEtbmFtZXMgPSAi dHgiLCAicngiOw0KPiArCQkJCWF0bWVsLGZpZm8tc2l6ZSA9IDwxNj47DQo+ICsJCQkJc3RhdHVz ID0gImRpc2FibGVkIjsNCj4gKwkJCX07DQo+ICsJCX07DQo+ICsNCj4gKwkJZmx4MzogZmxleGNv bUBmODAyODAwMCB7DQo+ICsJCQljb21wYXRpYmxlID0gImF0bWVsLHNhbWE1ZDItZmxleGNvbSI7 DQo+ICsJCQlyZWcgPSA8MHhmODAyODAwMCAweDIwMD47DQo+ICsJCQljbG9ja3MgPSA8JnBtYyBQ TUNfVFlQRV9QRVJJUEhFUkFMIDg+Ow0KPiArCQkJI2FkZHJlc3MtY2VsbHMgPSA8MT47DQo+ICsJ CQkjc2l6ZS1jZWxscyA9IDwxPjsNCj4gKwkJCXJhbmdlcyA9IDwweDAgMHhmODAyODAwMCAweDgw MD47DQo+ICsJCQlzdGF0dXMgPSAiZGlzYWJsZWQiOw0KPiArDQo+ICsJCQl1YXJ0Mzogc2VyaWFs QDIwMCB7DQo+ICsJCQkJY29tcGF0aWJsZSA9ICJtaWNyb2NoaXAsc2FtOXg2MC11c2FydCIsICJh dG1lbCxhdDkxc2FtOTI2MC11c2FydCI7DQo+ICsJCQkJcmVnID0gPDB4MjAwIDB4MjAwPjsNCj4g KwkJCQlpbnRlcnJ1cHRzID0gPDggSVJRX1RZUEVfTEVWRUxfSElHSCA3PjsNCj4gKwkJCQlkbWFz ID0gPCZkbWEwDQo+ICsJCQkJCShBVDkxX1hETUFDX0RUX01FTV9JRigwKSB8DQo+ICsJCQkJCSBB VDkxX1hETUFDX0RUX1BFUl9JRigxKSB8DQo+ICsJCQkJCSBBVDkxX1hETUFDX0RUX1BFUklEKDYp KT4sDQo+ICsJCQkJCTwmZG1hMA0KPiArCQkJCQkoQVQ5MV9YRE1BQ19EVF9NRU1fSUYoMCkgfA0K PiArCQkJCQkgQVQ5MV9YRE1BQ19EVF9QRVJfSUYoMSkgfA0KPiArCQkJCQkgQVQ5MV9YRE1BQ19E VF9QRVJJRCg3KSk+Ow0KPiArCQkJCWRtYS1uYW1lcyA9ICJ0eCIsICJyeCI7DQo+ICsJCQkJY2xv Y2tzID0gPCZwbWMgUE1DX1RZUEVfUEVSSVBIRVJBTCA4PjsNCj4gKwkJCQljbG9jay1uYW1lcyA9 ICJ1c2FydCI7DQo+ICsJCQkJYXRtZWwsdXNlLWRtYS1yeDsNCj4gKwkJCQlhdG1lbCx1c2UtZG1h LXR4Ow0KPiArCQkJCWF0bWVsLGZpZm8tc2l6ZSA9IDwxNj47DQo+ICsJCQkJc3RhdHVzID0gImRp c2FibGVkIjsNCj4gKwkJCX07DQo+ICsNCj4gKwkJCXNwaTM6IHNwaUA0MDAgew0KPiArCQkJCWNv bXBhdGlibGUgPSAibWljcm9jaGlwLHNhbTl4NjAtc3BpIiwgImF0bWVsLGF0OTFybTkyMDAtc3Bp IjsNCj4gKwkJCQlyZWcgPSA8MHg0MDAgMHgyMDA+Ow0KPiArCQkJCWludGVycnVwdHMgPSA8OCBJ UlFfVFlQRV9MRVZFTF9ISUdIIDc+Ow0KPiArCQkJCWNsb2NrcyA9IDwmcG1jIFBNQ19UWVBFX1BF UklQSEVSQUwgOD47DQo+ICsJCQkJY2xvY2stbmFtZXMgPSAic3BpX2NsayI7DQo+ICsJCQkJZG1h cyA9IDwmZG1hMA0KPiArCQkJCQkoQVQ5MV9YRE1BQ19EVF9NRU1fSUYoMCkgfA0KPiArCQkJCQkg QVQ5MV9YRE1BQ19EVF9QRVJfSUYoMSkgfA0KPiArCQkJCQkgQVQ5MV9YRE1BQ19EVF9QRVJJRCg2 KSk+LA0KPiArCQkJCQk8JmRtYTANCj4gKwkJCQkJKEFUOTFfWERNQUNfRFRfTUVNX0lGKDApIHwN Cj4gKwkJCQkJIEFUOTFfWERNQUNfRFRfUEVSX0lGKDEpIHwNCj4gKwkJCQkJIEFUOTFfWERNQUNf RFRfUEVSSUQoNykpPjsNCj4gKwkJCQlkbWEtbmFtZXMgPSAidHgiLCAicngiOw0KPiArCQkJCWF0 bWVsLGZpZm8tc2l6ZSA9IDwxNj47DQo+ICsJCQkJc3RhdHVzID0gImRpc2FibGVkIjsNCj4gKwkJ CX07DQo+ICsNCj4gKwkJCWkyYzM6IGkyY0A2MDAgew0KPiArCQkJCWNvbXBhdGlibGUgPSAibWlj cm9jaGlwLHNhbTl4NjAtaTJjIjsNCj4gKwkJCQlyZWcgPSA8MHg2MDAgMHgyMDA+Ow0KPiArCQkJ CWludGVycnVwdHMgPSA8OCBJUlFfVFlQRV9MRVZFTF9ISUdIIDc+Ow0KPiArCQkJCWNsb2NrcyA9 IDwmcG1jIFBNQ19UWVBFX1BFUklQSEVSQUwgOD47DQo+ICsJCQkJZG1hcyA9IDwmZG1hMA0KPiAr CQkJCQkoQVQ5MV9YRE1BQ19EVF9NRU1fSUYoMCkgfA0KPiArCQkJCQkgQVQ5MV9YRE1BQ19EVF9Q RVJfSUYoMSkgfA0KPiArCQkJCQkgQVQ5MV9YRE1BQ19EVF9QRVJJRCg2KSk+LA0KPiArCQkJCQk8 JmRtYTANCj4gKwkJCQkJKEFUOTFfWERNQUNfRFRfTUVNX0lGKDApIHwNCj4gKwkJCQkJIEFUOTFf WERNQUNfRFRfUEVSX0lGKDEpIHwNCj4gKwkJCQkJIEFUOTFfWERNQUNfRFRfUEVSSUQoNykpPjsN Cj4gKwkJCQlkbWEtbmFtZXMgPSAidHgiLCAicngiOw0KPiArCQkJCWF0bWVsLGZpZm8tc2l6ZSA9 IDwxNj47DQo+ICsJCQkJc3RhdHVzID0gImRpc2FibGVkIjsNCj4gKwkJCX07DQo+ICsJCX07DQo+ ICsNCj4gKwkJZ21hYzogZXRoZXJuZXRAZjgwMmMwMDAgew0KPiArCQkJY29tcGF0aWJsZSA9ICJt aWNyb2NoaXAsc2FtOXg3LWdlbSI7DQo+ICsJCQlyZWcgPSA8MHhmODAyYzAwMCAweDEwMDA+Ow0K PiArCQkJaW50ZXJydXB0cyA9IDwyNCBJUlFfVFlQRV9MRVZFTF9ISUdIIDMJCS8qIFF1ZXVlIDAg Ki8NCj4gKwkJCQkgICAgICA2MCBJUlFfVFlQRV9MRVZFTF9ISUdIIDMgICAgICAgICAgLyogUXVl dWUgMSAqLw0KPiArCQkJCSAgICAgIDYxIElSUV9UWVBFX0xFVkVMX0hJR0ggMyAgICAgICAgICAv KiBRdWV1ZSAyICovDQo+ICsJCQkJICAgICAgNjIgSVJRX1RZUEVfTEVWRUxfSElHSCAzICAgICAg ICAgIC8qIFF1ZXVlIDMgKi8NCj4gKwkJCQkgICAgICA2MyBJUlFfVFlQRV9MRVZFTF9ISUdIIDMg ICAgICAgICAgLyogUXVldWUgNCAqLw0KPiArCQkJCSAgICAgIDY0IElSUV9UWVBFX0xFVkVMX0hJ R0ggMz47ICAgICAgICAvKiBRdWV1ZSA1ICovDQo+ICsJCQljbG9ja3MgPSA8JnBtYyBQTUNfVFlQ RV9QRVJJUEhFUkFMIDI0PiwgPCZwbWMgUE1DX1RZUEVfUEVSSVBIRVJBTCAyND47DQo+ICsJCQlj bG9jay1uYW1lcyA9ICJoY2xrIiwgInBjbGsiOw0KPiArCQkJc3RhdHVzID0gImRpc2FibGVkIjsN Cj4gKwkJfTsNCj4gKw0KPiArCQlmbHg5OiBmbGV4Y29tQGY4MDQwMDAwIHsNCj4gKwkJCWNvbXBh dGlibGUgPSAiYXRtZWwsc2FtYTVkMi1mbGV4Y29tIjsNCj4gKwkJCXJlZyA9IDwweGY4MDQwMDAw IDB4MjAwPjsNCj4gKwkJCWNsb2NrcyA9IDwmcG1jIFBNQ19UWVBFX1BFUklQSEVSQUwgMTU+Ow0K PiArCQkJI2FkZHJlc3MtY2VsbHMgPSA8MT47DQo+ICsJCQkjc2l6ZS1jZWxscyA9IDwxPjsNCj4g KwkJCXJhbmdlcyA9IDwweDAgMHhmODA0MDAwMCAweDgwMD47DQo+ICsJCQlzdGF0dXMgPSAiZGlz YWJsZWQiOw0KPiArDQo+ICsJCQl1YXJ0OTogc2VyaWFsQDIwMCB7DQo+ICsJCQkJY29tcGF0aWJs ZSA9ICJtaWNyb2NoaXAsc2FtOXg2MC11c2FydCIsICJhdG1lbCxhdDkxc2FtOTI2MC11c2FydCI7 DQo+ICsJCQkJcmVnID0gPDB4MjAwIDB4MjAwPjsNCj4gKwkJCQlpbnRlcnJ1cHRzID0gPDE1IElS UV9UWVBFX0xFVkVMX0hJR0ggNz47DQo+ICsJCQkJZG1hcyA9IDwmZG1hMA0KPiArCQkJCQkoQVQ5 MV9YRE1BQ19EVF9NRU1fSUYoMCkgfA0KPiArCQkJCQkgQVQ5MV9YRE1BQ19EVF9QRVJfSUYoMSkg fA0KPiArCQkJCQkgQVQ5MV9YRE1BQ19EVF9QRVJJRCgxOCkpPiwNCj4gKwkJCQkJPCZkbWEwDQo+ ICsJCQkJCShBVDkxX1hETUFDX0RUX01FTV9JRigwKSB8DQo+ICsJCQkJCSBBVDkxX1hETUFDX0RU X1BFUl9JRigxKSB8DQo+ICsJCQkJCSBBVDkxX1hETUFDX0RUX1BFUklEKDE5KSk+Ow0KPiArCQkJ CWRtYS1uYW1lcyA9ICJ0eCIsICJyeCI7DQo+ICsJCQkJY2xvY2tzID0gPCZwbWMgUE1DX1RZUEVf UEVSSVBIRVJBTCAxNT47DQo+ICsJCQkJY2xvY2stbmFtZXMgPSAidXNhcnQiOw0KPiArCQkJCWF0 bWVsLHVzZS1kbWEtcng7DQo+ICsJCQkJYXRtZWwsdXNlLWRtYS10eDsNCj4gKwkJCQlhdG1lbCxm aWZvLXNpemUgPSA8MTY+Ow0KPiArCQkJCXN0YXR1cyA9ICJkaXNhYmxlZCI7DQo+ICsJCQl9Ow0K PiArDQo+ICsJCQlpMmM5OiBpMmNANjAwIHsNCj4gKwkJCQljb21wYXRpYmxlID0gIm1pY3JvY2hp cCxzYW05eDYwLWkyYyI7DQo+ICsJCQkJcmVnID0gPDB4NjAwIDB4MjAwPjsNCj4gKwkJCQlpbnRl cnJ1cHRzID0gPDE1IElSUV9UWVBFX0xFVkVMX0hJR0ggNz47DQo+ICsJCQkJY2xvY2tzID0gPCZw bWMgUE1DX1RZUEVfUEVSSVBIRVJBTCAxNT47DQo+ICsJCQkJZG1hcyA9IDwmZG1hMA0KPiArCQkJ CQkoQVQ5MV9YRE1BQ19EVF9NRU1fSUYoMCkgfA0KPiArCQkJCQkgQVQ5MV9YRE1BQ19EVF9QRVJf SUYoMSkgfA0KPiArCQkJCQkgQVQ5MV9YRE1BQ19EVF9QRVJJRCgxOCkpPiwNCj4gKwkJCQkJPCZk bWEwDQo+ICsJCQkJCShBVDkxX1hETUFDX0RUX01FTV9JRigwKSB8DQo+ICsJCQkJCSBBVDkxX1hE TUFDX0RUX1BFUl9JRigxKSB8DQo+ICsJCQkJCSBBVDkxX1hETUFDX0RUX1BFUklEKDE5KSk+Ow0K PiArCQkJCWRtYS1uYW1lcyA9ICJ0eCIsICJyeCI7DQo+ICsJCQkJYXRtZWwsZmlmby1zaXplID0g PDE2PjsNCj4gKwkJCQlzdGF0dXMgPSAiZGlzYWJsZWQiOw0KPiArCQkJfTsNCj4gKwkJfTsNCj4g Kw0KPiArCQlmbHgxMDogZmxleGNvbUBmODA0NDAwMCB7DQo+ICsJCQljb21wYXRpYmxlID0gImF0 bWVsLHNhbWE1ZDItZmxleGNvbSI7DQo+ICsJCQlyZWcgPSA8MHhmODA0NDAwMCAweDIwMD47DQo+ ICsJCQljbG9ja3MgPSA8JnBtYyBQTUNfVFlQRV9QRVJJUEhFUkFMIDE2PjsNCj4gKwkJCSNhZGRy ZXNzLWNlbGxzID0gPDE+Ow0KPiArCQkJI3NpemUtY2VsbHMgPSA8MT47DQo+ICsJCQlyYW5nZXMg PSA8MHgwIDB4ZjgwNDQwMDAgMHg4MDA+Ow0KPiArCQkJc3RhdHVzID0gImRpc2FibGVkIjsNCj4g Kw0KPiArCQkJdWFydDEwOiBzZXJpYWxAMjAwIHsNCj4gKwkJCQljb21wYXRpYmxlID0gIm1pY3Jv Y2hpcCxzYW05eDYwLXVzYXJ0IiwgImF0bWVsLGF0OTFzYW05MjYwLXVzYXJ0IjsNCj4gKwkJCQly ZWcgPSA8MHgyMDAgMHgyMDA+Ow0KPiArCQkJCWludGVycnVwdHMgPSA8MTYgSVJRX1RZUEVfTEVW RUxfSElHSCA3PjsNCj4gKwkJCQlkbWFzID0gPCZkbWEwDQo+ICsJCQkJCShBVDkxX1hETUFDX0RU X01FTV9JRigwKSB8DQo+ICsJCQkJCSBBVDkxX1hETUFDX0RUX1BFUl9JRigxKSB8DQo+ICsJCQkJ CSBBVDkxX1hETUFDX0RUX1BFUklEKDIwKSk+LA0KPiArCQkJCQk8JmRtYTANCj4gKwkJCQkJKEFU OTFfWERNQUNfRFRfTUVNX0lGKDApIHwNCj4gKwkJCQkJIEFUOTFfWERNQUNfRFRfUEVSX0lGKDEp IHwNCj4gKwkJCQkJIEFUOTFfWERNQUNfRFRfUEVSSUQoMjEpKT47DQo+ICsJCQkJZG1hLW5hbWVz ID0gInR4IiwgInJ4IjsNCj4gKwkJCQljbG9ja3MgPSA8JnBtYyBQTUNfVFlQRV9QRVJJUEhFUkFM IDE2PjsNCj4gKwkJCQljbG9jay1uYW1lcyA9ICJ1c2FydCI7DQo+ICsJCQkJYXRtZWwsdXNlLWRt YS1yeDsNCj4gKwkJCQlhdG1lbCx1c2UtZG1hLXR4Ow0KPiArCQkJCWF0bWVsLGZpZm8tc2l6ZSA9 IDwxNj47DQo+ICsJCQkJc3RhdHVzID0gImRpc2FibGVkIjsNCj4gKwkJCX07DQo+ICsNCj4gKwkJ CWkyYzEwOiBpMmNANjAwIHsNCj4gKwkJCQljb21wYXRpYmxlID0gIm1pY3JvY2hpcCxzYW05eDYw LWkyYyI7DQo+ICsJCQkJcmVnID0gPDB4NjAwIDB4MjAwPjsNCj4gKwkJCQlpbnRlcnJ1cHRzID0g PDE2IElSUV9UWVBFX0xFVkVMX0hJR0ggNz47DQo+ICsJCQkJY2xvY2tzID0gPCZwbWMgUE1DX1RZ UEVfUEVSSVBIRVJBTCAxNj47DQo+ICsJCQkJZG1hcyA9IDwmZG1hMA0KPiArCQkJCQkoQVQ5MV9Y RE1BQ19EVF9NRU1fSUYoMCkgfA0KPiArCQkJCQkgQVQ5MV9YRE1BQ19EVF9QRVJfSUYoMSkgfA0K PiArCQkJCQkgQVQ5MV9YRE1BQ19EVF9QRVJJRCgyMCkpPiwNCj4gKwkJCQkJPCZkbWEwDQo+ICsJ CQkJCShBVDkxX1hETUFDX0RUX01FTV9JRigwKSB8DQo+ICsJCQkJCSBBVDkxX1hETUFDX0RUX1BF Ul9JRigxKSB8DQo+ICsJCQkJCSBBVDkxX1hETUFDX0RUX1BFUklEKDIxKSk+Ow0KPiArCQkJCWRt YS1uYW1lcyA9ICJ0eCIsICJyeCI7DQo+ICsJCQkJYXRtZWwsZmlmby1zaXplID0gPDE2PjsNCj4g KwkJCQlzdGF0dXMgPSAiZGlzYWJsZWQiOw0KPiArCQkJfTsNCj4gKwkJfTsNCj4gKw0KPiArCQl4 aXNjOiB4aXNjQGY4MDQ4MDAwIHsNCj4gKwkJCWNvbXBhdGlibGUgPSAibWljcm9jaGlwLHNhbWE3 ZzUtaXNjIjsNCj4gKwkJCXJlZyA9IDwweGY4MDQ4MDAwIDB4MjAwMD47DQo+ICsJCQlpbnRlcnJ1 cHRzID0gPDQzIElSUV9UWVBFX0xFVkVMX0hJR0ggNz47DQo+ICsJCQljbG9ja3MgPSA8JnBtYyBQ TUNfVFlQRV9QRVJJUEhFUkFMIDQzPjsNCj4gKwkJCWNsb2NrLW5hbWVzID0gImhjbG9jayI7DQo+ ICsJCQkjY2xvY2stY2VsbHMgPSA8MD47DQo+ICsJCQljbG9jay1vdXRwdXQtbmFtZXMgPSAiaXNj LW1jayI7DQo+ICsJCQlzdGF0dXMgPSAiZGlzYWJsZWQiOw0KPiArDQo+ICsJCQlwb3J0IHsNCj4g KwkJCQl4aXNjX2luOiBlbmRwb2ludCB7DQo+ICsJCQkJCWJ1cy13aWR0aCA9IDwxND47DQo+ICsJ CQkJCWhzeW5jLWFjdGl2ZSA9IDwxPjsNCj4gKwkJCQkJdnN5bmMtYWN0aXZlID0gPDE+Ow0KPiAr CQkJCQlyZW1vdGUtZW5kcG9pbnQgPSA8JmNzaTJkY19vdXQ+Ow0KPiArCQkJCX07DQo+ICsJCQl9 Ow0KPiArCQl9Ow0KPiArDQo+ICsJCXNmcjogc2ZyQGY4MDUwMDAwIHsNCj4gKwkJCWNvbXBhdGli bGUgPSAibWljcm9jaGlwLHNhbTl4NjAtc2ZyIiwgInN5c2NvbiI7DQo+ICsJCQlyZWcgPSA8MHhm ODA1MDAwMCAweDEwMD47DQo+ICsJCX07DQo+ICsNCj4gKwkJY3NpMmhvc3Q6IGNzaTJob3N0QGY4 MDU4MDAwIHsNCj4gKwkJCWNvbXBhdGlibGUgPSAic25wcyxkdy1jc2kiOw0KPiArCQkJI2FkZHJl c3MtY2VsbHMgPSA8MT47DQo+ICsJCQkjc2l6ZS1jZWxscyA9IDwwPjsNCj4gKwkJCXJlZyA9IDww eGY4MDU4MDAwIDB4N0ZGPjsNCj4gKwkJCWludGVycnVwdHMgPSA8R0lDX1NQSSAzMyBJUlFfVFlQ RV9MRVZFTF9ISUdIPjsNCj4gKwkJCWNsb2NrcyA9IDwmcG1jIFBNQ19UWVBFX1BFUklQSEVSQUwg NTM+LCA8JnBtYyBQTUNfVFlQRV9HQ0sgNTU+Ow0KPiArCQkJY2xvY2stbmFtZXMgPSAicGVyY2xr IiwgInBoeWNsayI7DQo+ICsJCQlhc3NpZ25lZC1jbG9ja3MgPSA8JnBtYyBQTUNfVFlQRV9HQ0sg NTU+Ow0KPiArCQkJYXNzaWduZWQtY2xvY2stcmF0ZXMgPSA8MjY2MDAwMDA+Ow0KPiArCQkJc25w cyxvdXRwdXQtdHlwZSA9IDwxPjsNCj4gKwkJCXBoeXMgPSA8JmNzaV9kcGh5PjsNCj4gKwkJCXN0 YXR1cyA9ICJkaXNhYmxlZCI7DQo+ICsNCj4gKwkJCXBvcnRAMSB7DQo+ICsJCQkJcmVnID0gPDE+ Ow0KPiArCQkJCWNzaTJob3N0X2luOiBlbmRwb2ludCB7DQo+ICsJCQkJfTsNCj4gKwkJCX07DQo+ ICsNCj4gKwkJCXBvcnRAMiB7DQo+ICsJCQkJcmVnID0gPDI+Ow0KPiArCQkJCWNzaTJob3N0X291 dDogZW5kcG9pbnQgew0KPiArCQkJCX07DQo+ICsJCQl9Ow0KPiArCQl9Ow0KPiArDQo+ICsJCWNz aV9kcGh5OiBkcGh5QGY4MDU4MDQwIHsNCj4gKwkJCWNvbXBhdGlibGUgPSAic25wcyxkdy1kcGh5 LXJ4IjsNCj4gKwkJCSNwaHktY2VsbHMgPSA8MD47DQo+ICsJCQlidXMtd2lkdGggPSA8OD47DQo+ ICsJCQlzbnBzLGRwaHktZnJlcXVlbmN5ID0gPDkwMDAwMD47DQo+ICsJCQlzbnBzLHBoeV90eXBl ID0gPDA+Ow0KPiArCQkJcmVnID0gPDB4ZjgwNTgwNDAgMHgyMD47DQo+ICsJCQlzdGF0dXMgPSAi ZGlzYWJsZWQiOw0KPiArCQl9Ow0KPiArDQo+ICsJCWNzaTJkYzogY3NpMmRjQGY4MDVjMDAwIHsN Cj4gKwkJCWNvbXBhdGlibGUgPSAibWljcm9jaGlwLHNhbWE3ZzUtY3NpMmRjIjsNCj4gKwkJCXJl ZyA9IDwweGY4MDVjMDAwIDB4NTAwPjsNCj4gKwkJCWNsb2NrcyA9IDwmcG1jIFBNQ19UWVBFX1BF UklQSEVSQUwgNTI+LCA8Jnhpc2M+Ow0KPiArCQkJY2xvY2stbmFtZXMgPSAicGNsayIsICJzY2Nr IjsNCj4gKwkJCWFzc2lnbmVkLWNsb2NrcyA9IDwmeGlzYz47DQo+ICsJCQlhc3NpZ25lZC1jbG9j ay1yYXRlcyA9IDwyNjYwMDAwMDA+Ow0KPiArCQkJc3RhdHVzID0gImRpc2FibGVkIjsNCj4gKw0K PiArCQkJcG9ydHMgew0KPiArCQkJCSNhZGRyZXNzLWNlbGxzID0gPDE+Ow0KPiArCQkJCSNzaXpl LWNlbGxzID0gPDA+Ow0KPiArCQkJCXBvcnRAMCB7DQo+ICsJCQkJCXJlZyA9IDwwPjsNCj4gKwkJ CQkJY3NpMmRjX2luOiBlbmRwb2ludCB7DQo+ICsJCQkJCX07DQo+ICsJCQkJfTsNCj4gKw0KPiAr CQkJCXBvcnRAMSB7DQo+ICsJCQkJCXJlZyA9IDwxPjsNCj4gKwkJCQkJY3NpMmRjX291dDogZW5k cG9pbnQgew0KPiArCQkJCQkJYnVzLXdpZHRoID0gPDE0PjsNCj4gKwkJCQkJCWhzeW5jLWFjdGl2 ZSA9IDwxPjsNCj4gKwkJCQkJCXZzeW5jLWFjdGl2ZSA9IDwxPjsNCj4gKwkJCQkJCXJlbW90ZS1l bmRwb2ludCA9IDwmeGlzY19pbj47DQo+ICsJCQkJCX07DQo+ICsJCQkJfTsNCj4gKwkJCX07DQo+ ICsJCX07DQo+ICsNCj4gKwkJbWF0cml4OiBtYXRyaXhAZmZmZmRlMDAgew0KPiArCQkJY29tcGF0 aWJsZSA9ICJtaWNyb2NoaXAsc2FtOXg2MC1tYXRyaXgiLCAiYXRtZWwsYXQ5MXNhbTl4NS1tYXRy aXgiLCAic3lzY29uIjsNCj4gKwkJCXJlZyA9IDwweGZmZmZkZTAwIDB4MjAwPjsNCj4gKwkJfTsN Cj4gKw0KPiArCQlwbWVjYzogZWNjLWVuZ2luZUBmZmZmZTAwMCB7DQo+ICsJCQljb21wYXRpYmxl ID0gIm1pY3JvY2hpcCxzYW05eDYwLXBtZWNjIiwgImF0bWVsLGF0OTFzYW05ZzQ1LXBtZWNjIjsN Cj4gKwkJCXJlZyA9IDwweGZmZmZlMDAwIDB4MzAwPiwNCj4gKwkJCSAgICAgIDwweGZmZmZlNjAw IDB4MTAwPjsNCj4gKwkJfTsNCj4gKw0KPiArCQltcGRkcmM6IG1wZGRyY0BmZmZmZTgwMCB7DQo+ ICsJCQljb21wYXRpYmxlID0gIm1pY3JvY2hpcCxzYW05eDYwLWRkcmFtYyIsICJhdG1lbCxzYW1h NWQzLWRkcmFtYyI7DQo+ICsJCQlyZWcgPSA8MHhmZmZmZTgwMCAweDIwMD47DQo+ICsJCQljbG9j a3MgPSA8JnBtYyBQTUNfVFlQRV9TWVNURU0gMj4sIDwmcG1jIFBNQ19UWVBFX0NPUkUgUE1DX01D Sz47DQo+ICsJCQljbG9jay1uYW1lcyA9ICJkZHJjayIsICJtcGRkciI7DQo+ICsJCX07DQo+ICsN Cj4gKwkJc21jOiBzbWNAZmZmZmVhMDAgew0KPiArCQkJY29tcGF0aWJsZSA9ICJtaWNyb2NoaXAs c2FtOXg2MC1zbWMiLCAiYXRtZWwsYXQ5MXNhbTkyNjAtc21jIiwgInN5c2NvbiI7DQo+ICsJCQly ZWcgPSA8MHhmZmZmZWEwMCAweDEwMD47DQo+ICsJCX07DQo+ICsNCj4gKwkJYWljOiBpbnRlcnJ1 cHQtY29udHJvbGxlckBmZmZmZjEwMCB7DQo+ICsJCQljb21wYXRpYmxlID0gIm1pY3JvY2hpcCxz YW05eDctYWljIjsNCj4gKwkJCXJlZyA9IDwweGZmZmZmMTAwIDB4MTAwPjsNCj4gKwkJCSNpbnRl cnJ1cHQtY2VsbHMgPSA8Mz47DQo+ICsJCQlpbnRlcnJ1cHQtY29udHJvbGxlcjsNCj4gKwkJCWF0 bWVsLGV4dGVybmFsLWlycXMgPSA8MzE+Ow0KPiArCQl9Ow0KPiArDQo+ICsJCWRiZ3U6IHNlcmlh bEBmZmZmZjIwMCB7DQo+ICsJCQljb21wYXRpYmxlID0gIm1pY3JvY2hpcCxzYW05eDYwLWRiZ3Ui LCAibWljcm9jaGlwLHNhbTl4NjAtdXNhcnQiLCAiYXRtZWwsYXQ5MXNhbTkyNjAtZGJndSIsICJh dG1lbCxhdDkxc2FtOTI2MC11c2FydCI7DQo+ICsJCQlyZWcgPSA8MHhmZmZmZjIwMCAweDIwMD47 DQo+ICsJCQlpbnRlcnJ1cHRzID0gPDQ3IElSUV9UWVBFX0xFVkVMX0hJR0ggNz47DQo+ICsJCQlk bWFzID0gPCZkbWEwDQo+ICsJCQkJKEFUOTFfWERNQUNfRFRfTUVNX0lGKDApIHwgQVQ5MV9YRE1B Q19EVF9QRVJfSUYoMSkgfA0KPiArCQkJCSBBVDkxX1hETUFDX0RUX1BFUklEKDI4KSk+LA0KPiAr CQkJICAgICAgIDwmZG1hMA0KPiArCQkJCShBVDkxX1hETUFDX0RUX01FTV9JRigwKSB8IEFUOTFf WERNQUNfRFRfUEVSX0lGKDEpIHwNCj4gKwkJCQkgQVQ5MV9YRE1BQ19EVF9QRVJJRCgyOSkpPjsN Cj4gKwkJCWRtYS1uYW1lcyA9ICJ0eCIsICJyeCI7DQo+ICsJCQljbG9ja3MgPSA8JnBtYyBQTUNf VFlQRV9QRVJJUEhFUkFMIDQ3PjsNCj4gKwkJCWNsb2NrLW5hbWVzID0gInVzYXJ0IjsNCj4gKwkJ CXN0YXR1cyA9ICJkaXNhYmxlZCI7DQo+ICsJCX07DQo+ICsNCj4gKwkJcGluY3RybDogcGluY3Ry bEBmZmZmZjQwMCB7DQo+ICsJCQkjYWRkcmVzcy1jZWxscyA9IDwxPjsNCj4gKwkJCSNzaXplLWNl bGxzID0gPDE+Ow0KPiArCQkJY29tcGF0aWJsZSA9ICJtaWNyb2NoaXAsc2FtOXg2MC1waW5jdHJs IiwgImF0bWVsLGF0OTFzYW05eDUtcGluY3RybCIsICJzaW1wbGUtbWZkIjsNCj4gKwkJCXJhbmdl cyA9IDwweGZmZmZmNDAwIDB4ZmZmZmY0MDAgMHg4MDA+Ow0KPiArDQo+ICsJCQkvKiBtdXgtbWFz ayBjb3JyZXNwb25kaW5nIHRvIHNhbTl4NyBTb0MgaW4gVEZCR0EyMjhMIHBhY2thZ2UgKi8NCj4g KwkJCWF0bWVsLG11eC1tYXNrID0gPA0KPiArCQkJCQkgLyogIEEJCUIJICAgQwkgICAgICBECSAg Ki8NCj4gKwkJCQkJIDB4ZmZmZmZmZmYgMHhmZmZmZWZjMCAweGMwZmZkMDAwIDB4MDAwMDAwMDAJ LyogcGlvQSAqLw0KPiArCQkJCQkgMHgwN2ZmZmZmZiAweDA4MDVmZTdmIDB4MDFmZjlmODAgMHgw NjA3ODAwMAkvKiBwaW9CICovDQo+ICsJCQkJCSAweGZmZmZmZmZmIDB4MDdkZmZmZmYgMHhmYTNm ZmZmZiAweDAwMDAwMDAwCS8qIHBpb0MgKi8NCj4gKwkJCQkJIDB4MDAwMDNmZmYgMHgwMDAwM2Zl MCAweDAwMDAwMDNmIDB4MDAwMDAwMDAJLyogcGlvRCAqLw0KPiArCQkJCQkgPjsNCj4gKw0KPiAr CQkJcGlvQTogZ3Bpb0BmZmZmZjQwMCB7DQo+ICsJCQkJY29tcGF0aWJsZSA9ICJtaWNyb2NoaXAs c2FtOXg2MC1ncGlvIiwgImF0bWVsLGF0OTFzYW05eDUtZ3BpbyIsICJhdG1lbCxhdDkxcm05MjAw LWdwaW8iOw0KPiArCQkJCXJlZyA9IDwweGZmZmZmNDAwIDB4MjAwPjsNCj4gKwkJCQlpbnRlcnJ1 cHRzID0gPDIgSVJRX1RZUEVfTEVWRUxfSElHSCAxPjsNCj4gKwkJCQkjZ3Bpby1jZWxscyA9IDwy PjsNCj4gKwkJCQlncGlvLWNvbnRyb2xsZXI7DQo+ICsJCQkJaW50ZXJydXB0LWNvbnRyb2xsZXI7 DQo+ICsJCQkJI2ludGVycnVwdC1jZWxscyA9IDwyPjsNCj4gKwkJCQljbG9ja3MgPSA8JnBtYyBQ TUNfVFlQRV9QRVJJUEhFUkFMIDI+Ow0KPiArCQkJfTsNCj4gKw0KPiArCQkJcGlvQjogZ3Bpb0Bm ZmZmZjYwMCB7DQo+ICsJCQkJY29tcGF0aWJsZSA9ICJtaWNyb2NoaXAsc2FtOXg2MC1ncGlvIiwg ImF0bWVsLGF0OTFzYW05eDUtZ3BpbyIsICJhdG1lbCxhdDkxcm05MjAwLWdwaW8iOw0KPiArCQkJ CXJlZyA9IDwweGZmZmZmNjAwIDB4MjAwPjsNCj4gKwkJCQlpbnRlcnJ1cHRzID0gPDMgSVJRX1RZ UEVfTEVWRUxfSElHSCAxPjsNCj4gKwkJCQkjZ3Bpby1jZWxscyA9IDwyPjsNCj4gKwkJCQlncGlv LWNvbnRyb2xsZXI7DQo+ICsJCQkJI2dwaW8tbGluZXMgPSA8MjY+Ow0KPiArCQkJCWludGVycnVw dC1jb250cm9sbGVyOw0KPiArCQkJCSNpbnRlcnJ1cHQtY2VsbHMgPSA8Mj47DQo+ICsJCQkJY2xv Y2tzID0gPCZwbWMgUE1DX1RZUEVfUEVSSVBIRVJBTCAzPjsNCj4gKwkJCX07DQo+ICsNCj4gKwkJ CXBpb0M6IGdwaW9AZmZmZmY4MDAgew0KPiArCQkJCWNvbXBhdGlibGUgPSAibWljcm9jaGlwLHNh bTl4NjAtZ3BpbyIsICJhdG1lbCxhdDkxc2FtOXg1LWdwaW8iLCAiYXRtZWwsYXQ5MXJtOTIwMC1n cGlvIjsNCj4gKwkJCQlyZWcgPSA8MHhmZmZmZjgwMCAweDIwMD47DQo+ICsJCQkJaW50ZXJydXB0 cyA9IDw0IElSUV9UWVBFX0xFVkVMX0hJR0ggMT47DQo+ICsJCQkJI2dwaW8tY2VsbHMgPSA8Mj47 DQo+ICsJCQkJZ3Bpby1jb250cm9sbGVyOw0KPiArCQkJCWludGVycnVwdC1jb250cm9sbGVyOw0K PiArCQkJCSNpbnRlcnJ1cHQtY2VsbHMgPSA8Mj47DQo+ICsJCQkJY2xvY2tzID0gPCZwbWMgUE1D X1RZUEVfUEVSSVBIRVJBTCA0PjsNCj4gKwkJCX07DQo+ICsNCj4gKwkJCXBpb0Q6IGdwaW9AZmZm ZmZhMDAgew0KPiArCQkJCWNvbXBhdGlibGUgPSAibWljcm9jaGlwLHNhbTl4NjAtZ3BpbyIsICJh dG1lbCxhdDkxc2FtOXg1LWdwaW8iLCAiYXRtZWwsYXQ5MXJtOTIwMC1ncGlvIjsNCj4gKwkJCQly ZWcgPSA8MHhmZmZmZmEwMCAweDIwMD47DQo+ICsJCQkJaW50ZXJydXB0cyA9IDw0NCBJUlFfVFlQ RV9MRVZFTF9ISUdIIDE+Ow0KPiArCQkJCSNncGlvLWNlbGxzID0gPDI+Ow0KPiArCQkJCWdwaW8t Y29udHJvbGxlcjsNCj4gKwkJCQkjZ3Bpby1saW5lcyA9IDwyMj47DQo+ICsJCQkJaW50ZXJydXB0 LWNvbnRyb2xsZXI7DQo+ICsJCQkJI2ludGVycnVwdC1jZWxscyA9IDwyPjsNCj4gKwkJCQljbG9j a3MgPSA8JnBtYyBQTUNfVFlQRV9QRVJJUEhFUkFMIDQ0PjsNCj4gKwkJCX07DQo+ICsJCX07DQo+ ICsNCj4gKwkJcG1jOiBwbWNAZmZmZmZjMDAgew0KPiArCQkJY29tcGF0aWJsZSA9ICJtaWNyb2No aXAsc2FtOXg3LXBtYyIsICJzeXNjb24iOw0KPiArCQkJcmVnID0gPDB4ZmZmZmZjMDAgMHgyMDA+ Ow0KPiArCQkJaW50ZXJydXB0cyA9IDwxIElSUV9UWVBFX0xFVkVMX0hJR0ggNz47DQo+ICsJCQkj Y2xvY2stY2VsbHMgPSA8Mj47DQo+ICsJCQljbG9ja3MgPSA8JmNsazMyayAxPiwgPCZjbGszMmsg MD4sIDwmbWFpbl94dGFsPjsNCj4gKwkJCWNsb2NrLW5hbWVzID0gInRkX3NsY2siLCAibWRfc2xj ayIsICJtYWluX3h0YWwiOw0KPiArCQl9Ow0KPiArDQo+ICsJCXJlc2V0X2NvbnRyb2xsZXI6IHJz dGNAZmZmZmZlMDAgew0KPiArCQkJY29tcGF0aWJsZSA9ICJtaWNyb2NoaXAsc2FtOXg2MC1yc3Rj IjsNCj4gKwkJCXJlZyA9IDwweGZmZmZmZTAwIDB4MTA+Ow0KPiArCQkJY2xvY2tzID0gPCZjbGsz MmsgMD47DQo+ICsJCX07DQo+ICsNCj4gKwkJc2h1dGRvd25fY29udHJvbGxlcjogc2hkd2NAZmZm ZmZlMTAgew0KPiArCQkJY29tcGF0aWJsZSA9ICJtaWNyb2NoaXAsc2FtOXg2MC1zaGR3YyI7DQo+ ICsJCQlyZWcgPSA8MHhmZmZmZmUxMCAweDEwPjsNCj4gKwkJCWNsb2NrcyA9IDwmY2xrMzJrIDA+ Ow0KPiArCQkJI2FkZHJlc3MtY2VsbHMgPSA8MT47DQo+ICsJCQkjc2l6ZS1jZWxscyA9IDwwPjsN Cj4gKwkJCWF0bWVsLHdha2V1cC1ydGMtdGltZXI7DQo+ICsJCQlhdG1lbCx3YWtldXAtcnR0LXRp bWVyOw0KPiArCQkJc3RhdHVzID0gImRpc2FibGVkIjsNCj4gKwkJfTsNCj4gKw0KPiArCQlydHQ6 IHJ0Y0BmZmZmZmUyMCB7DQo+ICsJCQljb21wYXRpYmxlID0gIm1pY3JvY2hpcCxzYW05eDYwLXJ0 dCIsICJhdG1lbCxhdDkxc2FtOTI2MC1ydHQiOw0KPiArCQkJcmVnID0gPDB4ZmZmZmZlMjAgMHgy MD47DQo+ICsJCQlpbnRlcnJ1cHRzID0gPDEgSVJRX1RZUEVfTEVWRUxfSElHSCA3PjsNCj4gKwkJ CWNsb2NrcyA9IDwmY2xrMzJrIDA+Ow0KPiArCQl9Ow0KPiArDQo+ICsJCWNsazMyazogc2NrY0Bm ZmZmZmU1MCB7DQo+ICsJCQljb21wYXRpYmxlID0gIm1pY3JvY2hpcCxzYW05eDYwLXNja2MiOw0K PiArCQkJcmVnID0gPDB4ZmZmZmZlNTAgMHg0PjsNCj4gKwkJCWNsb2NrcyA9IDwmc2xvd194dGFs PjsNCj4gKwkJCSNjbG9jay1jZWxscyA9IDwxPjsNCj4gKwkJfTsNCj4gKw0KPiArCQlncGJyOiBz eXNjb25AZmZmZmZlNjAgew0KPiArCQkJY29tcGF0aWJsZSA9ICJtaWNyb2NoaXAsc2FtOXg2MC1n cGJyIiwgImF0bWVsLGF0OTFzYW05MjYwLWdwYnIiLCAic3lzY29uIjsNCj4gKwkJCXJlZyA9IDww eGZmZmZmZTYwIDB4MTA+Ow0KPiArCQl9Ow0KPiArDQo+ICsJCXJ0YzogcnRjQGZmZmZmZWE4IHsN Cj4gKwkJCWNvbXBhdGlibGUgPSAibWljcm9jaGlwLHNhbTl4NjAtcnRjIjsNCj4gKwkJCXJlZyA9 IDwweGZmZmZmZWE4IDB4MTAwPjsNCj4gKwkJCWludGVycnVwdHMgPSA8MSBJUlFfVFlQRV9MRVZF TF9ISUdIIDc+Ow0KPiArCQkJY2xvY2tzID0gPCZjbGszMmsgMD47DQo+ICsJCX07DQo+ICsNCj4g KwkJd2F0Y2hkb2c6IHdhdGNoZG9nQGZmZmZmZjgwIHsNCj4gKwkJCWNvbXBhdGlibGUgPSAibWlj cm9jaGlwLHNhbTl4NjAtd2R0IjsNCj4gKwkJCXJlZyA9IDwweGZmZmZmZjgwIDB4MjQ+Ow0KPiAr CQkJaW50ZXJydXB0cyA9IDwxIElSUV9UWVBFX0xFVkVMX0hJR0ggNz47DQo+ICsJCQljbG9ja3Mg PSA8JmNsazMyayAwPjsNCj4gKwkJCXN0YXR1cyA9ICJkaXNhYmxlZCI7DQo+ICsJCX07DQo+ICsJ fTsNCj4gK307DQoNCi0tIA0KV2l0aCBCZXN0IFJlZ2FyZHMsDQpEaGFybWEgQi4NCg0K From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 54EBCC7EE29 for ; Fri, 9 Jun 2023 05:36:36 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:Content-ID:In-Reply-To: References:Message-ID:Date:Subject:CC:To:From:Reply-To:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=yirhvnkVU9ySAEe8TKl3zyjAq9KRq4Ip6f+wv5q6J/4=; b=mmhy/72jsxmD1Q Nzkg0n9jFFSoRyByi8sU/wXf1pSCwgT/9ghtEI2viHuH4lS6flQStVTPnK/qHd/aKWmiZ+/SGLEgk 0sAkHGk9R32uqpmMHHsA2H2Sl99D0sdBCK4eDS/f3ITgjmcnJQLonMvZhZ5odhvR/h5oV8NXz0lO3 A7i4/rHgE8KZQnFkfO0mm3g6SpHs6EduReThgKrdPl7QjVHjesN5Q5aAwMPUwrtfWLN/rOgahLmiq XmMWuHlrk1tDpiWrLcUIm5Lx2C4ZUn0xF+qzmB6d6V1SCrQLV7moC36QwVJgYsy0g0MiIGg5gJrvG fIudKMGf8cdlwg/V9WIw==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.96 #2 (Red Hat Linux)) id 1q7Un8-00Bjpi-34; Fri, 09 Jun 2023 05:36:06 +0000 Received: from esa.microchip.iphmx.com ([68.232.153.233]) by bombadil.infradead.org with esmtps (Exim 4.96 #2 (Red Hat Linux)) id 1q7Un1-00BjnY-1A for linux-arm-kernel@lists.infradead.org; Fri, 09 Jun 2023 05:36:05 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1686288960; x=1717824960; h=from:to:cc:subject:date:message-id:references: in-reply-to:content-id:content-transfer-encoding: mime-version; bh=m85AO1mUnAcPlmLovpYIbY8J1Jq93GuS0aPCz8W2n+8=; b=kYHjz+fEhMQDK+f1h8IxLQNq5NOZY8MlEZW5k/3IEvPm83dOH+ZnH49o NOVbZvtz9tzIFG7LDDQrTttzbX8Mo4JG8jhGdMxqnYxY8sxRQCEYlFLQA mVRiQ79L4rbnO1+KrKIpCq6BODwBgNokxTg2hQ6/7f26QvrxV9Im7YmOB d7hOnF1aa70EaHce248rYlMD/KZ8PvRInekx+gHYZriAgc1fyH145YWAw 0NtcgWjCSA4jFnEqbxhNVbrAf+roi3wc+Q4EG/guC2bFwfVtzfacxVdGf 88mZrP96UaED4C+PrmEmhupu7bwWCjVn+ITkFf1wrfXkyEbYAPX+TFYyn Q==; X-IronPort-AV: E=Sophos;i="6.00,228,1681196400"; d="scan'208";a="217609422" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa5.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 08 Jun 2023 22:35:57 -0700 Received: from chn-vm-ex01.mchp-main.com (10.10.85.143) by chn-vm-ex01.mchp-main.com (10.10.85.143) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.21; Thu, 8 Jun 2023 22:35:53 -0700 Received: from NAM11-DM6-obe.outbound.protection.outlook.com (10.10.215.89) by email.microchip.com (10.10.87.71) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.21 via Frontend Transport; Thu, 8 Jun 2023 22:35:53 -0700 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=HTxMdS/XyQg803ygclJkUfe5aLuSBGJ5HqZLp+fgnoWoMkkMGOFVIbYiVKP+iWNpgwjpW8LhcmRo+Sz6hlEXgR+/bYXWwmytMnEKWiGHNYJg4Nj572EUoR6akgRh/tzFg8E13SQ+KsMaHRqrDWBpMtT0jD7/iI7UvoVIi7m6KZViEfIVkkhiNz6tzDtDh3RKDiK1eidBFm7jTJwFE2ovJja2V9lTnSIP9xBvaR1OVnLrAs3yw7WK2godHH/s06dajaBnBskKn1r0Lk4cGtZpg82IerTk4H2kYuWY9owYduLgymLdfZbJBCfP+IBiwVjmxHUsmPiNavVUAaj66N8R7g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=m85AO1mUnAcPlmLovpYIbY8J1Jq93GuS0aPCz8W2n+8=; b=VTmiI4abwVdQiKU1l9/f0bLablebhynflFPtyi9pF4Fld0vw+c9efC+z9vstvxihG4r7bmb7PxXJVQTrev24XnufyhvJatdM1wyVo16n8w0D+THjmKpDoVMyoy/a8eRHzhUbX8RSQXGFr/h+ngGWUq/A/6BiQFRvxCSWCn98hvINJ+ycvZcV77v1Lkz7aXJMAqUKVMpEYW0j1o062c035O0k0f1iHXIbbudqgf9vSqTZgw7YOSuP+MzKHzaRqA/fhrUXypPQsG00y/5a6WI47eOsexhPnmAlRwY5vh5RMf3GxGM4oxh5sI0Vc7pU1RA+61SFRaZLlYoCvpWWWRua/g== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=microchip.com; dmarc=pass action=none header.from=microchip.com; dkim=pass header.d=microchip.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=microchiptechnology.onmicrosoft.com; s=selector2-microchiptechnology-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=m85AO1mUnAcPlmLovpYIbY8J1Jq93GuS0aPCz8W2n+8=; b=Drw0Y5+IfoIoYDqAHeWi4OAi9S/TznRgRVnRTalu5qTInCBUunSi+9ZqgSob9BM1HKu1A6va7aia7+/YHm+dLIqkPKWc7S1R31kZ3+LMLJVYePysr0vivFNtY+GN3pWMsckXq/TZf6MPwiCbC1DcCyvf34chxsfmcIRKoCsIH04= Received: from PH7PR11MB6451.namprd11.prod.outlook.com (2603:10b6:510:1f4::16) by DS0PR11MB8070.namprd11.prod.outlook.com (2603:10b6:8:12d::7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6455.33; Fri, 9 Jun 2023 05:35:51 +0000 Received: from PH7PR11MB6451.namprd11.prod.outlook.com ([fe80::f5d:6414:5db2:2575]) by PH7PR11MB6451.namprd11.prod.outlook.com ([fe80::f5d:6414:5db2:2575%5]) with mapi id 15.20.6455.030; Fri, 9 Jun 2023 05:35:51 +0000 From: To: , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , CC: , , , , , Subject: Re: [PATCH 04/21] ARM: dts: at91: sam9x7: add device tree for soc Thread-Topic: [PATCH 04/21] ARM: dts: at91: sam9x7: add device tree for soc Thread-Index: AQHZllacjawnhI+f8UWegcnWxdQQGa+B+86A Date: Fri, 9 Jun 2023 05:35:51 +0000 Message-ID: References: <20230603200243.243878-1-varshini.rajendran@microchip.com> <20230603200243.243878-5-varshini.rajendran@microchip.com> In-Reply-To: <20230603200243.243878-5-varshini.rajendran@microchip.com> Accept-Language: en-GB, en-US Content-Language: en-GB X-MS-Has-Attach: X-MS-TNEF-Correlator: authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=microchip.com; x-ms-publictraffictype: Email x-ms-traffictypediagnostic: PH7PR11MB6451:EE_|DS0PR11MB8070:EE_ x-ms-office365-filtering-correlation-id: 1a43b91d-a021-45b4-dc0e-08db68ab62e9 x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: SOV9CuARu1kkeGjfXRfpJkr2KfiA/WjqEd5IbiSScX9CSCn3391KbnQnYhX6PeDVD+l1y+l5vdQvYV6LZKki9G/R2J/nlwSA3VNyDmE2PQBXDZjaKAmROH3DYQiQ53BhEk5KxIcvms9QjD0GoePNaKpaXp0JUHoiMV8SAA50XwLITQVgJ3FSSF2Lp8e7AJUefx2bCRYEAiiWbYVfNjHzsZDikXwgcGPL3peVp+TcGvgkUfac5pFwhiuII53GiJ5Z2LzYhOA4IdVBToDkO3dC3sAkiuHwurHkyriKKThpj22z8RE4e9JrghdhTB5Cahato13naicLCfiV/7hbtVIfdo+f4ROIvEmab+YilNrBlhoV5yPo6CJfDA4LntA7b1CYvoNGhbgFt8DodLXOQ32nnS31p5rWRT6YpuVCkIJfq3NbJOpJ0qC2YOybo+QCXI41UicSqsRaKzYb+PkURFHmsxHvFLJ8DW19G7gK8GPV48vaESF6XrBK6QpfeA+aG4jAUBjFJe0y8eV0vriCZuWdytywQfXQIyGu8uw8U4g2Qyekxewm7hmNee4tDfwqiz930vSLFMd2Ev5tM0NLlGNC64PnbvtL+24mKqFf8UDqKzcMc9FCpJs+FxCEA5LxLiXJhthQbklz6+HTcK0Ccx+YMEmdifR2dV/Q1OHRP3dKBv0= x-forefront-antispam-report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:PH7PR11MB6451.namprd11.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230028)(39860400002)(396003)(376002)(136003)(346002)(366004)(451199021)(83380400001)(30864003)(2906002)(2616005)(36756003)(31696002)(86362001)(921005)(122000001)(38100700002)(6506007)(316002)(6486002)(41300700001)(5660300002)(38070700005)(8936002)(8676002)(478600001)(107886003)(110136005)(54906003)(71200400001)(66446008)(91956017)(66476007)(64756008)(66556008)(6512007)(31686004)(76116006)(4326008)(53546011)(66946007)(26005)(7416002)(186003)(45980500001)(579004)(559001);DIR:OUT;SFP:1101; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?utf-8?B?eVZiUlRwWHcwci9Nd2x4U1RrcEtnSnFpUkM2R1hpYXR2cTV0Zm0xYnFTNlUz?= =?utf-8?B?Z1RNM2ZESUNqWWZYQVNSM3lsL2RpMFN6RmUydCtmTzNNWXJhbTgxUm1NWHJC?= =?utf-8?B?TmI1UUNCZHZpcy9tdWJSOHo3QnpMSXdzSzhoalhkdHI0OWw2ek5TMWh1WE5w?= =?utf-8?B?MzIycGRHK1lQWHJNMWVaY3ZaQ1E5RVBDSW9LU1BvMzNaYS9LWUhmemtZaldy?= =?utf-8?B?Y1c4NlVTNTZaNmR3ZnhrQmNKUzhtTXk0NUdnSk8zV25ka0lWblpuSEpqZ1lt?= =?utf-8?B?TXBVaW1aeW9HRnIveTlOaWdka1RzM05TOHMyQ2JyWnhTTG9Fb3Zma2J5U0xW?= =?utf-8?B?c2xUaTNtd0ZkSC9NVGdQM3BQRVRIalFGTlhlc3d2OWtNcU9veUFYTm43MUZq?= =?utf-8?B?enN1SENKWWk3dHdISDR2THdsUVNwaVFaQXBPTTN2VHBrcVJEUDNLdGt3bFhX?= =?utf-8?B?YllJV2RQSVFOWkFDL2ZPYnBGQWp1cXpxOTBOMTVLMUJaSFNyZ3RERGRaOHIv?= =?utf-8?B?NU5vVHJMUVNMdGUzOHlMd3dDT29IT0lPS2hnaDlnNUE3S3ZjdXI5ZzNFR25N?= =?utf-8?B?YW9iZDRPU2VEbCtBWnhOR216a1lOeVZOZTJoaDJPdFFpN2NCaXNET29RZ0I3?= =?utf-8?B?R3l6bXFQaWhHV1RERXduTU56emN0UkUyck5XallmQUIxUkk2SzZ3eVpubTN5?= =?utf-8?B?SDQrWVpqZ1JBajczK3N4Ky9OaWRXSVBiMjgyMU1iY3ZrZ3NBTnREK1V4WHBl?= =?utf-8?B?MG5NZ1BtakhnVGpVTHFQNlZsR2Y0WDZRb1haMWpMY01ZcUhRZUh5cjNqSS9x?= =?utf-8?B?NHltMUUvSzlncElkbkpBRkJwVFdLQnh1MVkwVFRlcUhzNHpzUnRURk1vQVhl?= =?utf-8?B?NUpqOWpNMjBQV1JYWGY1a2N5eWI5WThtbGdxOEJHZXFwVmV2aFhma2ltTUpC?= =?utf-8?B?YXBvZU1QSnpFZnZDUWZFdHF6b1RIYllGODZOTXlxTCtZRmkwVUxWM3NFZDdn?= =?utf-8?B?Kzd1V1A2UkhxZ21TVm1IR0wvcXVJYzExUCt6MHpTTmxsSzdpbUtjM3pyTlNa?= =?utf-8?B?NW1veDViR1ltU2FYMy82Mkt3N2Q2Y1Y0Vm4ydk1RQUNtRFNUMXR2VkEwNDlV?= =?utf-8?B?aGYxQmdma3RvWktzZSsxekZYTVVzWnIxemVERFdDOWZlcDBydmpMMmdaL0s5?= =?utf-8?B?eXV0QjVaM3Z1VU5rUkNYd1ozUnA2VFlTOW5UbTA3TXRrbHVIYmh6VExjRmR1?= =?utf-8?B?MlFGOWVzNVlFQVBKbThsQllVVGJSV3IrRzI0bHI3S1BBNHFGMEwwbU9WOEp5?= =?utf-8?B?Q3VyOGVaa3V1eTRZbGU0MzVTRDJiM2lmT2FPbThmT2pLOFA2ZVlxcEcwa253?= =?utf-8?B?NDZBeTYraytobWRwL2hyUHdNOEhTd1JKb013ZGdnN0J0d3YwbHREcEJ6SFA1?= =?utf-8?B?TzBLWEUzTUZ1aFhSSGVBbDJvck5kTW5YTWxuRjJraE9pTDVTWm1VbktqVHZn?= =?utf-8?B?SzNHM3I0Mkk5b0d5MUE0VVNlb3hMZFp0OXhCalBwN2JnQUN5eTBKdTJ2aHZv?= =?utf-8?B?UlZ5SExlWU81TTFrM2Q5bXhjS2VHMGhNVVBCc2xRbEZRdzU2ZFNnMUhrV1Iy?= =?utf-8?B?dGRYd3NrT1pMS3lRSk4xOXVRSFpPeUhkQjFnbEFTNGEzMFZJN1kwOStjMTVJ?= =?utf-8?B?SDZLL1hoUFNYOC9rMCtRUzVEN1laSkt1VjB2MHl6ZXFNa1NKS1JmVkpJUnpQ?= =?utf-8?B?bE5WREtTaVNHbXQrcWlDdTFSNXgwcnczMnRZOUtBWmFaQ0UxQzRsTGZMQmk0?= =?utf-8?B?UzJhYXBQelVCODVxOFlHTzR1bmtWUTBYMVl5WlhnVWtUenhIQmgxRGRSSU5i?= =?utf-8?B?Y3lvcHc1TG8rNmJYRTFkWTUzdTlMZnFrSXExV2ljT1JvdjYxVW9mZDJiVWNi?= =?utf-8?B?V0tQUVVWOEFNaWo3YU1UWk1pMW1vYXpuRURFbytrdk5XZU9ldEtoTlgxQzdj?= =?utf-8?B?YXRMaWNobUZMSHZqbzREdE1yL3pSaERndXROZVlQUXNkai9UVEQ3MnZkOWFq?= =?utf-8?B?MDh2UkU3azhXN21haDlsazVBd0NNUnYvS05obWswTUtwWFJtSFl0ZmFhZ3pp?= =?utf-8?Q?H8O1eApMWWK2o2qjhiqv9sFHq?= Content-ID: <1A623F5DB9223B4E8D8F11C1919B3B66@namprd11.prod.outlook.com> MIME-Version: 1.0 X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: PH7PR11MB6451.namprd11.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: 1a43b91d-a021-45b4-dc0e-08db68ab62e9 X-MS-Exchange-CrossTenant-originalarrivaltime: 09 Jun 2023 05:35:51.1147 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 3f4057f3-b418-4d4e-ba84-d55b4e897d88 X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: +pdV2gql6EcP66Uk6hZL7JMoirwYEF1WNu7R3J9cru+4cCblAM/ZqQLsG/Txo55bE5V+wGRGrWZvHnaMrvVCtg== X-MS-Exchange-Transport-CrossTenantHeadersStamped: DS0PR11MB8070 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20230608_223559_633688_8F1062AF X-CRM114-Status: GOOD ( 17.09 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org On 04/06/23 1:32 am, Varshini Rajendran wrote: > Add device tree file for SAM9X7 SoC family > > Signed-off-by: Varshini Rajendran > [nicolas.ferre@microchip.com: add support for gmac to sam9x7] > Signed-off-by: Nicolas Ferre > [balamanikandan.gunasundar@microchip.com: Add device node csi2host and isc] > Signed-off-by: Balamanikandan Gunasundar > --- > arch/arm/boot/dts/sam9x7.dtsi | 1333 +++++++++++++++++++++++++++++++++ > 1 file changed, 1333 insertions(+) > create mode 100644 arch/arm/boot/dts/sam9x7.dtsi > > diff --git a/arch/arm/boot/dts/sam9x7.dtsi b/arch/arm/boot/dts/sam9x7.dtsi > new file mode 100644 > index 000000000000..f98160182fe6 > --- /dev/null > +++ b/arch/arm/boot/dts/sam9x7.dtsi > @@ -0,0 +1,1333 @@ > +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) > +/* > + * sam9x7.dtsi - Device Tree Include file for Microchip SAM9X7 SoC family > + * > + * Copyright (C) 2022 Microchip Technology Inc. and its subsidiaries > + * > + * Author: Varshini Rajendran > + */ > + > +#include > +#include > +#include > +#include > +#include > +#include > +#include > + > +/ { > + #address-cells = <1>; > + #size-cells = <1>; > + model = "Microchip SAM9X7 SoC"; > + compatible = "microchip,sam9x7"; > + interrupt-parent = <&aic>; > + > + aliases { > + serial0 = &dbgu; > + gpio0 = &pioA; > + gpio1 = &pioB; > + gpio2 = &pioC; > + gpio3 = &pioD; > + }; > + > + cpus { > + #address-cells = <1>; > + #size-cells = <0>; > + > + cpu@0 { > + compatible = "arm,arm926ej-s"; > + device_type = "cpu"; > + reg = <0>; > + }; > + }; > + > + clocks { > + slow_xtal: slow_xtal { > + compatible = "fixed-clock"; > + #clock-cells = <0>; > + }; > + > + main_xtal: main_xtal { > + compatible = "fixed-clock"; > + #clock-cells = <0>; > + }; > + }; > + > + sram: sram@300000 { > + compatible = "mmio-sram"; > + reg = <0x300000 0x10000>; > + #address-cells = <1>; > + #size-cells = <1>; > + ranges = <0 0x300000 0x10000>; > + }; > + > + ahb { > + compatible = "simple-bus"; > + #address-cells = <1>; > + #size-cells = <1>; > + ranges; > + > + usb0: gadget@500000 { > + compatible = "microchip,sam9x60-udc"; > + reg = <0x500000 0x100000>, > + <0xf803c000 0x400>; > + #address-cells = <1>; > + #size-cells = <0>; > + interrupts = <23 IRQ_TYPE_LEVEL_HIGH 2>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 23>, <&pmc PMC_TYPE_CORE PMC_UTMI>; > + clock-names = "pclk", "hclk"; > + assigned-clocks = <&pmc PMC_TYPE_CORE PMC_UTMI>; > + assigned-clock-rates = <480000000>; > + status = "disabled"; > + }; > + > + ohci0: usb@600000 { > + compatible = "atmel,at91rm9200-ohci", "usb-ohci"; > + reg = <0x600000 0x100000>; > + interrupts = <22 IRQ_TYPE_LEVEL_HIGH 2>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 22>, <&pmc PMC_TYPE_PERIPHERAL 22>, <&pmc PMC_TYPE_SYSTEM 6>; > + clock-names = "ohci_clk", "hclk", "uhpck"; > + status = "disabled"; > + }; > + > + ehci0: usb@700000 { > + compatible = "atmel,at91sam9g45-ehci", "usb-ehci"; > + reg = <0x700000 0x100000>; > + interrupts = <22 IRQ_TYPE_LEVEL_HIGH 2>; > + clocks = <&pmc PMC_TYPE_CORE PMC_UTMI>, <&pmc PMC_TYPE_PERIPHERAL 22>; > + clock-names = "usb_clk", "ehci_clk"; > + assigned-clocks = <&pmc PMC_TYPE_CORE PMC_UTMI>; > + assigned-clock-rates = <480000000>; > + status = "disabled"; > + }; > + > + sdmmc0: sdio-host@80000000 { > + compatible = "microchip,sam9x60-sdhci"; > + reg = <0x80000000 0x300>; > + interrupts = <12 IRQ_TYPE_LEVEL_HIGH 0>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 12>, <&pmc PMC_TYPE_GCK 12>; > + clock-names = "hclock", "multclk"; > + assigned-clocks = <&pmc PMC_TYPE_GCK 12>; > + assigned-clock-rates = <100000000>; > + status = "disabled"; > + }; > + > + sdmmc1: sdio-host@90000000 { > + compatible = "microchip,sam9x60-sdhci"; > + reg = <0x90000000 0x300>; > + interrupts = <26 IRQ_TYPE_LEVEL_HIGH 0>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 26>, <&pmc PMC_TYPE_GCK 26>; > + clock-names = "hclock", "multclk"; > + assigned-clocks = <&pmc PMC_TYPE_GCK 26>; > + assigned-clock-rates = <100000000>; > + status = "disabled"; > + }; > + }; > + > + apb { > + compatible = "simple-bus"; > + #address-cells = <1>; > + #size-cells = <1>; > + ranges; > + > + flx4: flexcom@f0000000 { > + compatible = "atmel,sama5d2-flexcom"; > + reg = <0xf0000000 0x200>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 13>; > + #address-cells = <1>; > + #size-cells = <1>; > + ranges = <0x0 0xf0000000 0x800>; > + status = "disabled"; > + > + uart4: serial@200 { > + compatible = "microchip,sam9x60-usart", "atmel,at91sam9260-usart"; > + reg = <0x200 0x200>; > + interrupts = <13 IRQ_TYPE_LEVEL_HIGH 7>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(8))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(9))>; > + dma-names = "tx", "rx"; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 13>; > + clock-names = "usart"; > + atmel,use-dma-rx; > + atmel,use-dma-tx; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + > + spi4: spi@400 { > + compatible = "microchip,sam9x60-spi", "atmel,at91rm9200-spi"; > + reg = <0x400 0x200>; > + interrupts = <13 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 13>; > + clock-names = "spi_clk"; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(8))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(9))>; > + dma-names = "tx", "rx"; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + > + i2c4: i2c@600 { > + compatible = "microchip,sam9x60-i2c"; > + reg = <0x600 0x200>; > + interrupts = <13 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 13>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(8))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(9))>; > + dma-names = "tx", "rx"; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + }; > + > + flx5: flexcom@f0004000 { > + compatible = "atmel,sama5d2-flexcom"; > + reg = <0xf0004000 0x200>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 14>; > + #address-cells = <1>; > + #size-cells = <1>; > + ranges = <0x0 0xf0004000 0x800>; > + status = "disabled"; > + > + uart5: serial@200 { > + compatible = "microchip,sam9x60-usart", "atmel,at91sam9260-usart"; > + reg = <0x200 0x200>; > + interrupts = <14 IRQ_TYPE_LEVEL_HIGH 7>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(10))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(11))>; > + dma-names = "tx", "rx"; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 14>; > + clock-names = "usart"; > + atmel,use-dma-rx; > + atmel,use-dma-tx; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + > + spi5: spi@400 { > + compatible = "microchip,sam9x60-spi", "atmel,at91rm9200-spi"; > + reg = <0x400 0x200>; > + interrupts = <14 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 14>; > + clock-names = "spi_clk"; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(10))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(11))>; > + dma-names = "tx", "rx"; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + > + i2c5: i2c@600 { > + compatible = "microchip,sam9x60-i2c"; > + reg = <0x600 0x200>; > + interrupts = <14 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 14>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(10))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(11))>; > + dma-names = "tx", "rx"; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + }; > + > + dma0: dma-controller@f0008000 { > + compatible = "microchip,sam9x60-dma", "atmel,sama5d4-dma"; > + reg = <0xf0008000 0x1000>; > + interrupts = <20 IRQ_TYPE_LEVEL_HIGH 0>; > + #dma-cells = <1>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 20>; > + clock-names = "dma_clk"; > + status = "disabled"; > + }; > + > + ssc: ssc@f0010000 { > + compatible = "atmel,at91sam9g45-ssc"; > + reg = <0xf0010000 0x4000>; > + interrupts = <28 IRQ_TYPE_LEVEL_HIGH 5>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(38))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(39))>; > + dma-names = "tx", "rx"; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 28>; > + clock-names = "pclk"; > + }; > + > + gpu: gfx2d@f0018000 { > + compatible = "microchip,sam9x60-gfx2d"; > + reg = <0xf0018000 0x4000>; > + interrupts = <36 IRQ_TYPE_LEVEL_HIGH 0>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 36>; > + clock-names = "periph_clk"; > + #address-cells = <1>; > + #size-cells = <0>; > + status = "disabled"; > + }; > + > + i2s: i2s@f001c000 { > + compatible = "microchip,sam9x60-i2smcc"; > + reg = <0xf001c000 0x100>; > + interrupts = <34 IRQ_TYPE_LEVEL_HIGH 7>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(36))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(37))>; > + dma-names = "tx", "rx"; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 34>, <&pmc PMC_TYPE_GCK 34>; > + clock-names = "pclk", "gclk"; > + status = "disabled"; > + }; > + > + flx11: flexcom@f0020000 { > + compatible = "atmel,sama5d2-flexcom"; > + reg = <0xf0020000 0x200>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 32>; > + #address-cells = <1>; > + #size-cells = <1>; > + ranges = <0x0 0xf0020000 0x800>; > + status = "disabled"; > + > + uart11: serial@200 { > + compatible = "microchip,sam9x60-usart", "atmel,at91sam9260-usart"; > + reg = <0x200 0x200>; > + interrupts = <32 IRQ_TYPE_LEVEL_HIGH 7>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(22))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(23))>; > + dma-names = "tx", "rx"; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 32>; > + clock-names = "usart"; > + atmel,use-dma-rx; > + atmel,use-dma-tx; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + > + i2c11: i2c@600 { > + compatible = "microchip,sam9x60-i2c"; > + reg = <0x600 0x200>; > + interrupts = <32 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 32>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(22))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(23))>; > + dma-names = "tx", "rx"; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + }; > + > + flx12: flexcom@f0024000 { > + compatible = "atmel,sama5d2-flexcom"; > + reg = <0xf0024000 0x200>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 33>; > + #address-cells = <1>; > + #size-cells = <1>; > + ranges = <0x0 0xf0024000 0x800>; > + status = "disabled"; > + > + uart12: serial@200 { > + compatible = "microchip,sam9x60-usart", "atmel,at91sam9260-usart"; > + reg = <0x200 0x200>; > + interrupts = <33 IRQ_TYPE_LEVEL_HIGH 7>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(24))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(25))>; > + dma-names = "tx", "rx"; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 33>; > + clock-names = "usart"; > + atmel,use-dma-rx; > + atmel,use-dma-tx; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + > + i2c12: i2c@600 { > + compatible = "microchip,sam9x60-i2c"; > + reg = <0x600 0x200>; > + interrupts = <33 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 33>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(24))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(25))>; > + dma-names = "tx", "rx"; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + }; > + > + pit64b0: timer@f0028000 { > + compatible = "microchip,sam9x60-pit64b"; > + reg = <0xf0028000 0x100>; > + interrupts = <37 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 37>, <&pmc PMC_TYPE_GCK 37>; > + clock-names = "pclk", "gclk"; > + }; > + > + sha: sha@f002c000 { > + compatible = "atmel,at91sam9g46-sha"; > + reg = <0xf002c000 0x100>; > + interrupts = <41 IRQ_TYPE_LEVEL_HIGH 0>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(34))>; > + dma-names = "tx"; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 41>; > + clock-names = "sha_clk"; > + }; > + > + trng: trng@f0030000 { > + compatible = "microchip,sam9x60-trng"; > + reg = <0xf0030000 0x100>; > + interrupts = <38 IRQ_TYPE_LEVEL_HIGH 0>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 38>; > + status = "disabled"; > + }; > + > + aes: aes@f0034000 { > + compatible = "atmel,at91sam9g46-aes"; > + reg = <0xf0034000 0x100>; > + interrupts = <39 IRQ_TYPE_LEVEL_HIGH 0>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(32))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(33))>; > + dma-names = "tx", "rx"; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 39>; > + clock-names = "aes_clk"; > + }; > + > + tdes: tdes@f0038000 { > + compatible = "atmel,at91sam9g46-tdes"; > + reg = <0xf0038000 0x100>; > + interrupts = <40 IRQ_TYPE_LEVEL_HIGH 0>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(31))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(30))>; > + dma-names = "tx", "rx"; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 40>; > + clock-names = "tdes_clk"; > + }; > + > + classd: classd@f003c000 { > + compatible = "atmel,sama5d2-classd"; > + reg = <0xf003c000 0x100>; > + interrupts = <42 IRQ_TYPE_LEVEL_HIGH 7>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(35))>; > + dma-names = "tx"; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 42>, <&pmc PMC_TYPE_GCK 42>; > + clock-names = "pclk", "gclk"; > + status = "disabled"; > + }; > + > + pit64b1: timer@f0040000 { > + compatible = "microchip,sam9x60-pit64b"; > + reg = <0xf0040000 0x100>; > + interrupts = <58 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 58>, <&pmc PMC_TYPE_GCK 58>; > + clock-names = "pclk", "gclk"; > + }; > + > + can0: can@f8000000 { > + compatible = "bosch,m_can"; > + reg = <0xf8000000 0x100>, <0x300000 0x7800>; > + reg-names = "m_can", "message_ram"; > + interrupts = <29 IRQ_TYPE_LEVEL_HIGH 0 > + 68 IRQ_TYPE_LEVEL_HIGH 0>; > + interrupt-names = "int0", "int1"; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 29>, <&pmc PMC_TYPE_GCK 29>; > + clock-names = "hclk", "cclk"; > + assigned-clocks = <&pmc PMC_TYPE_CORE PMC_UTMI>, <&pmc PMC_TYPE_GCK 29>; > + assigned-clock-rates = <480000000>, <40000000>; > + assigned-clock-parents = <&pmc PMC_TYPE_CORE PMC_UTMI>, <&pmc PMC_TYPE_CORE PMC_UTMI>; > + bosch,mram-cfg = <0x3400 0 0 64 0 0 32 32>; > + status = "disabled"; > + }; > + > + can1: can@f8004000 { > + compatible = "bosch,m_can"; > + reg = <0xf8004000 0x100>, <0x300000 0xbc00>; > + reg-names = "m_can", "message_ram"; > + interrupts = <30 IRQ_TYPE_LEVEL_HIGH 0 > + 69 IRQ_TYPE_LEVEL_HIGH 0>; > + interrupt-names = "int0", "int1"; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 30>, <&pmc PMC_TYPE_GCK 30>; > + clock-names = "hclk", "cclk"; > + assigned-clocks = <&pmc PMC_TYPE_CORE PMC_UTMI>, <&pmc PMC_TYPE_GCK 30>; > + assigned-clock-rates = <480000000>, <40000000>; > + assigned-clock-parents = <&pmc PMC_TYPE_CORE PMC_UTMI>, <&pmc PMC_TYPE_CORE PMC_UTMI>; > + bosch,mram-cfg = <0x7800 0 0 64 0 0 32 32>; > + status = "disabled"; > + }; > + > + tcb: timer@f8008000 { There are two timer counter blocks available in sam9x7 series so two nodes "tcb0: timer@f8008000 and tcb1: timer@f800c000" with interrupts 17 and 45" have to be defined here. > + compatible = "microchip,sam9x60-tcb", "simple-mfd", "syscoFix the compatible string to "atmel,sama5d2-tcb". "microchip,sam9x60-tcb" is no longer used. > + reg = <0xf8008000 0x100>; > + #address-cells = <1>; > + #size-cells = <0>; > + interrupts = <17 IRQ_TYPE_LEVEL_HIGH 0>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 17>, <&clk32k 0>; > + clock-names = "t0_clk", "slow_clk"; > + status = "disabled"; > + }; > + > + flx6: flexcom@f8010000 { > + compatible = "atmel,sama5d2-flexcom"; > + reg = <0xf8010000 0x200>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 9>; > + #address-cells = <1>; > + #size-cells = <1>; > + ranges = <0x0 0xf8010000 0x800>; > + status = "disabled"; > + > + uart6: serial@200 { > + compatible = "microchip,sam9x60-usart", "atmel,at91sam9260-usart"; > + reg = <0x200 0x200>; > + interrupts = <9 IRQ_TYPE_LEVEL_HIGH 7>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(12))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(13))>; > + dma-names = "tx", "rx"; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 9>; > + clock-names = "usart"; > + atmel,use-dma-rx; > + atmel,use-dma-tx; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + > + i2c6: i2c@600 { > + compatible = "microchip,sam9x60-i2c"; > + reg = <0x600 0x200>; > + interrupts = <9 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 9>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(12))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(13))>; > + dma-names = "tx", "rx"; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + }; > + > + flx7: flexcom@f8014000 { > + compatible = "atmel,sama5d2-flexcom"; > + reg = <0xf8014000 0x200>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 10>; > + #address-cells = <1>; > + #size-cells = <1>; > + ranges = <0x0 0xf8014000 0x800>; > + status = "disabled"; > + > + uart7: serial@200 { > + compatible = "microchip,sam9x60-usart", "atmel,at91sam9260-usart"; > + reg = <0x200 0x200>; > + interrupts = <10 IRQ_TYPE_LEVEL_HIGH 7>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(14))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(15))>; > + dma-names = "tx", "rx"; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 10>; > + clock-names = "usart"; > + atmel,use-dma-rx; > + atmel,use-dma-tx; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + > + i2c7: i2c@600 { > + compatible = "microchip,sam9x60-i2c"; > + reg = <0x600 0x200>; > + interrupts = <10 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 10>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(14))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(15))>; > + dma-names = "tx", "rx"; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + }; > + > + flx8: flexcom@f8018000 { > + compatible = "atmel,sama5d2-flexcom"; > + reg = <0xf8018000 0x200>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 11>; > + #address-cells = <1>; > + #size-cells = <1>; > + ranges = <0x0 0xf8018000 0x800>; > + status = "disabled"; > + > + uart8: serial@200 { > + compatible = "microchip,sam9x60-usart", "atmel,at91sam9260-usart"; > + reg = <0x200 0x200>; > + interrupts = <11 IRQ_TYPE_LEVEL_HIGH 7>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(16))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(17))>; > + dma-names = "tx", "rx"; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 11>; > + clock-names = "usart"; > + atmel,use-dma-rx; > + atmel,use-dma-tx; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + > + i2c8: i2c@600 { > + compatible = "microchip,sam9x60-i2c"; > + reg = <0x600 0x200>; > + interrupts = <11 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 11>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(16))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(17))>; > + dma-names = "tx", "rx"; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + }; > + > + flx0: flexcom@f801c000 { > + compatible = "atmel,sama5d2-flexcom"; > + reg = <0xf801c000 0x200>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 5>; > + #address-cells = <1>; > + #size-cells = <1>; > + ranges = <0x0 0xf801c000 0x800>; > + status = "disabled"; > + > + uart0: serial@200 { > + compatible = "microchip,sam9x60-usart", "atmel,at91sam9260-usart"; > + reg = <0x200 0x200>; > + interrupts = <5 IRQ_TYPE_LEVEL_HIGH 7>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(0))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(1))>; > + dma-names = "tx", "rx"; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 5>; > + clock-names = "usart"; > + atmel,use-dma-rx; > + atmel,use-dma-tx; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + > + spi0: spi@400 { > + compatible = "microchip,sam9x60-spi", "atmel,at91rm9200-spi"; > + reg = <0x400 0x200>; > + interrupts = <5 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 5>; > + clock-names = "spi_clk"; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(0))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(1))>; > + dma-names = "tx", "rx"; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + > + i2c0: i2c@600 { > + compatible = "microchip,sam9x60-i2c"; > + reg = <0x600 0x200>; > + interrupts = <5 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 5>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(0))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(1))>; > + dma-names = "tx", "rx"; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + }; > + > + flx1: flexcom@f8020000 { > + compatible = "atmel,sama5d2-flexcom"; > + reg = <0xf8020000 0x200>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 6>; > + #address-cells = <1>; > + #size-cells = <1>; > + ranges = <0x0 0xf8020000 0x800>; > + status = "disabled"; > + > + uart1: serial@200 { > + compatible = "microchip,sam9x60-usart", "atmel,at91sam9260-usart"; > + reg = <0x200 0x200>; > + interrupts = <6 IRQ_TYPE_LEVEL_HIGH 7>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(2))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(3))>; > + dma-names = "tx", "rx"; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 6>; > + clock-names = "usart"; > + atmel,use-dma-rx; > + atmel,use-dma-tx; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + > + spi1: spi@400 { > + compatible = "microchip,sam9x60-spi", "atmel,at91rm9200-spi"; > + reg = <0x400 0x200>; > + interrupts = <6 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 6>; > + clock-names = "spi_clk"; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(2))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(3))>; > + dma-names = "tx", "rx"; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + > + i2c1: i2c@600 { > + compatible = "microchip,sam9x60-i2c"; > + reg = <0x600 0x200>; > + interrupts = <6 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 6>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(2))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(3))>; > + dma-names = "tx", "rx"; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + }; > + > + flx2: flexcom@f8024000 { > + compatible = "atmel,sama5d2-flexcom"; > + reg = <0xf8024000 0x200>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 7>; > + #address-cells = <1>; > + #size-cells = <1>; > + ranges = <0x0 0xf8024000 0x800>; > + status = "disabled"; > + > + uart2: serial@200 { > + compatible = "microchip,sam9x60-usart", "atmel,at91sam9260-usart"; > + reg = <0x200 0x200>; > + interrupts = <7 IRQ_TYPE_LEVEL_HIGH 7>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(4))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(5))>; > + dma-names = "tx", "rx"; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 7>; > + clock-names = "usart"; > + atmel,use-dma-rx; > + atmel,use-dma-tx; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + > + spi2: spi@400 { > + compatible = "microchip,sam9x60-spi", "atmel,at91rm9200-spi"; > + reg = <0x400 0x200>; > + interrupts = <7 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 7>; > + clock-names = "spi_clk"; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(4))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(5))>; > + dma-names = "tx", "rx"; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + > + i2c2: i2c@600 { > + compatible = "microchip,sam9x60-i2c"; > + reg = <0x600 0x200>; > + interrupts = <7 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 7>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(4))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(5))>; > + dma-names = "tx", "rx"; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + }; > + > + flx3: flexcom@f8028000 { > + compatible = "atmel,sama5d2-flexcom"; > + reg = <0xf8028000 0x200>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 8>; > + #address-cells = <1>; > + #size-cells = <1>; > + ranges = <0x0 0xf8028000 0x800>; > + status = "disabled"; > + > + uart3: serial@200 { > + compatible = "microchip,sam9x60-usart", "atmel,at91sam9260-usart"; > + reg = <0x200 0x200>; > + interrupts = <8 IRQ_TYPE_LEVEL_HIGH 7>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(6))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(7))>; > + dma-names = "tx", "rx"; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 8>; > + clock-names = "usart"; > + atmel,use-dma-rx; > + atmel,use-dma-tx; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + > + spi3: spi@400 { > + compatible = "microchip,sam9x60-spi", "atmel,at91rm9200-spi"; > + reg = <0x400 0x200>; > + interrupts = <8 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 8>; > + clock-names = "spi_clk"; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(6))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(7))>; > + dma-names = "tx", "rx"; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + > + i2c3: i2c@600 { > + compatible = "microchip,sam9x60-i2c"; > + reg = <0x600 0x200>; > + interrupts = <8 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 8>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(6))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(7))>; > + dma-names = "tx", "rx"; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + }; > + > + gmac: ethernet@f802c000 { > + compatible = "microchip,sam9x7-gem"; > + reg = <0xf802c000 0x1000>; > + interrupts = <24 IRQ_TYPE_LEVEL_HIGH 3 /* Queue 0 */ > + 60 IRQ_TYPE_LEVEL_HIGH 3 /* Queue 1 */ > + 61 IRQ_TYPE_LEVEL_HIGH 3 /* Queue 2 */ > + 62 IRQ_TYPE_LEVEL_HIGH 3 /* Queue 3 */ > + 63 IRQ_TYPE_LEVEL_HIGH 3 /* Queue 4 */ > + 64 IRQ_TYPE_LEVEL_HIGH 3>; /* Queue 5 */ > + clocks = <&pmc PMC_TYPE_PERIPHERAL 24>, <&pmc PMC_TYPE_PERIPHERAL 24>; > + clock-names = "hclk", "pclk"; > + status = "disabled"; > + }; > + > + flx9: flexcom@f8040000 { > + compatible = "atmel,sama5d2-flexcom"; > + reg = <0xf8040000 0x200>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 15>; > + #address-cells = <1>; > + #size-cells = <1>; > + ranges = <0x0 0xf8040000 0x800>; > + status = "disabled"; > + > + uart9: serial@200 { > + compatible = "microchip,sam9x60-usart", "atmel,at91sam9260-usart"; > + reg = <0x200 0x200>; > + interrupts = <15 IRQ_TYPE_LEVEL_HIGH 7>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(18))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(19))>; > + dma-names = "tx", "rx"; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 15>; > + clock-names = "usart"; > + atmel,use-dma-rx; > + atmel,use-dma-tx; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + > + i2c9: i2c@600 { > + compatible = "microchip,sam9x60-i2c"; > + reg = <0x600 0x200>; > + interrupts = <15 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 15>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(18))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(19))>; > + dma-names = "tx", "rx"; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + }; > + > + flx10: flexcom@f8044000 { > + compatible = "atmel,sama5d2-flexcom"; > + reg = <0xf8044000 0x200>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 16>; > + #address-cells = <1>; > + #size-cells = <1>; > + ranges = <0x0 0xf8044000 0x800>; > + status = "disabled"; > + > + uart10: serial@200 { > + compatible = "microchip,sam9x60-usart", "atmel,at91sam9260-usart"; > + reg = <0x200 0x200>; > + interrupts = <16 IRQ_TYPE_LEVEL_HIGH 7>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(20))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(21))>; > + dma-names = "tx", "rx"; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 16>; > + clock-names = "usart"; > + atmel,use-dma-rx; > + atmel,use-dma-tx; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + > + i2c10: i2c@600 { > + compatible = "microchip,sam9x60-i2c"; > + reg = <0x600 0x200>; > + interrupts = <16 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 16>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(20))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(21))>; > + dma-names = "tx", "rx"; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + }; > + > + xisc: xisc@f8048000 { > + compatible = "microchip,sama7g5-isc"; > + reg = <0xf8048000 0x2000>; > + interrupts = <43 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 43>; > + clock-names = "hclock"; > + #clock-cells = <0>; > + clock-output-names = "isc-mck"; > + status = "disabled"; > + > + port { > + xisc_in: endpoint { > + bus-width = <14>; > + hsync-active = <1>; > + vsync-active = <1>; > + remote-endpoint = <&csi2dc_out>; > + }; > + }; > + }; > + > + sfr: sfr@f8050000 { > + compatible = "microchip,sam9x60-sfr", "syscon"; > + reg = <0xf8050000 0x100>; > + }; > + > + csi2host: csi2host@f8058000 { > + compatible = "snps,dw-csi"; > + #address-cells = <1>; > + #size-cells = <0>; > + reg = <0xf8058000 0x7FF>; > + interrupts = ; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 53>, <&pmc PMC_TYPE_GCK 55>; > + clock-names = "perclk", "phyclk"; > + assigned-clocks = <&pmc PMC_TYPE_GCK 55>; > + assigned-clock-rates = <26600000>; > + snps,output-type = <1>; > + phys = <&csi_dphy>; > + status = "disabled"; > + > + port@1 { > + reg = <1>; > + csi2host_in: endpoint { > + }; > + }; > + > + port@2 { > + reg = <2>; > + csi2host_out: endpoint { > + }; > + }; > + }; > + > + csi_dphy: dphy@f8058040 { > + compatible = "snps,dw-dphy-rx"; > + #phy-cells = <0>; > + bus-width = <8>; > + snps,dphy-frequency = <900000>; > + snps,phy_type = <0>; > + reg = <0xf8058040 0x20>; > + status = "disabled"; > + }; > + > + csi2dc: csi2dc@f805c000 { > + compatible = "microchip,sama7g5-csi2dc"; > + reg = <0xf805c000 0x500>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 52>, <&xisc>; > + clock-names = "pclk", "scck"; > + assigned-clocks = <&xisc>; > + assigned-clock-rates = <266000000>; > + status = "disabled"; > + > + ports { > + #address-cells = <1>; > + #size-cells = <0>; > + port@0 { > + reg = <0>; > + csi2dc_in: endpoint { > + }; > + }; > + > + port@1 { > + reg = <1>; > + csi2dc_out: endpoint { > + bus-width = <14>; > + hsync-active = <1>; > + vsync-active = <1>; > + remote-endpoint = <&xisc_in>; > + }; > + }; > + }; > + }; > + > + matrix: matrix@ffffde00 { > + compatible = "microchip,sam9x60-matrix", "atmel,at91sam9x5-matrix", "syscon"; > + reg = <0xffffde00 0x200>; > + }; > + > + pmecc: ecc-engine@ffffe000 { > + compatible = "microchip,sam9x60-pmecc", "atmel,at91sam9g45-pmecc"; > + reg = <0xffffe000 0x300>, > + <0xffffe600 0x100>; > + }; > + > + mpddrc: mpddrc@ffffe800 { > + compatible = "microchip,sam9x60-ddramc", "atmel,sama5d3-ddramc"; > + reg = <0xffffe800 0x200>; > + clocks = <&pmc PMC_TYPE_SYSTEM 2>, <&pmc PMC_TYPE_CORE PMC_MCK>; > + clock-names = "ddrck", "mpddr"; > + }; > + > + smc: smc@ffffea00 { > + compatible = "microchip,sam9x60-smc", "atmel,at91sam9260-smc", "syscon"; > + reg = <0xffffea00 0x100>; > + }; > + > + aic: interrupt-controller@fffff100 { > + compatible = "microchip,sam9x7-aic"; > + reg = <0xfffff100 0x100>; > + #interrupt-cells = <3>; > + interrupt-controller; > + atmel,external-irqs = <31>; > + }; > + > + dbgu: serial@fffff200 { > + compatible = "microchip,sam9x60-dbgu", "microchip,sam9x60-usart", "atmel,at91sam9260-dbgu", "atmel,at91sam9260-usart"; > + reg = <0xfffff200 0x200>; > + interrupts = <47 IRQ_TYPE_LEVEL_HIGH 7>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(28))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(29))>; > + dma-names = "tx", "rx"; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 47>; > + clock-names = "usart"; > + status = "disabled"; > + }; > + > + pinctrl: pinctrl@fffff400 { > + #address-cells = <1>; > + #size-cells = <1>; > + compatible = "microchip,sam9x60-pinctrl", "atmel,at91sam9x5-pinctrl", "simple-mfd"; > + ranges = <0xfffff400 0xfffff400 0x800>; > + > + /* mux-mask corresponding to sam9x7 SoC in TFBGA228L package */ > + atmel,mux-mask = < > + /* A B C D */ > + 0xffffffff 0xffffefc0 0xc0ffd000 0x00000000 /* pioA */ > + 0x07ffffff 0x0805fe7f 0x01ff9f80 0x06078000 /* pioB */ > + 0xffffffff 0x07dfffff 0xfa3fffff 0x00000000 /* pioC */ > + 0x00003fff 0x00003fe0 0x0000003f 0x00000000 /* pioD */ > + >; > + > + pioA: gpio@fffff400 { > + compatible = "microchip,sam9x60-gpio", "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio"; > + reg = <0xfffff400 0x200>; > + interrupts = <2 IRQ_TYPE_LEVEL_HIGH 1>; > + #gpio-cells = <2>; > + gpio-controller; > + interrupt-controller; > + #interrupt-cells = <2>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 2>; > + }; > + > + pioB: gpio@fffff600 { > + compatible = "microchip,sam9x60-gpio", "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio"; > + reg = <0xfffff600 0x200>; > + interrupts = <3 IRQ_TYPE_LEVEL_HIGH 1>; > + #gpio-cells = <2>; > + gpio-controller; > + #gpio-lines = <26>; > + interrupt-controller; > + #interrupt-cells = <2>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 3>; > + }; > + > + pioC: gpio@fffff800 { > + compatible = "microchip,sam9x60-gpio", "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio"; > + reg = <0xfffff800 0x200>; > + interrupts = <4 IRQ_TYPE_LEVEL_HIGH 1>; > + #gpio-cells = <2>; > + gpio-controller; > + interrupt-controller; > + #interrupt-cells = <2>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 4>; > + }; > + > + pioD: gpio@fffffa00 { > + compatible = "microchip,sam9x60-gpio", "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio"; > + reg = <0xfffffa00 0x200>; > + interrupts = <44 IRQ_TYPE_LEVEL_HIGH 1>; > + #gpio-cells = <2>; > + gpio-controller; > + #gpio-lines = <22>; > + interrupt-controller; > + #interrupt-cells = <2>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 44>; > + }; > + }; > + > + pmc: pmc@fffffc00 { > + compatible = "microchip,sam9x7-pmc", "syscon"; > + reg = <0xfffffc00 0x200>; > + interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>; > + #clock-cells = <2>; > + clocks = <&clk32k 1>, <&clk32k 0>, <&main_xtal>; > + clock-names = "td_slck", "md_slck", "main_xtal"; > + }; > + > + reset_controller: rstc@fffffe00 { > + compatible = "microchip,sam9x60-rstc"; > + reg = <0xfffffe00 0x10>; > + clocks = <&clk32k 0>; > + }; > + > + shutdown_controller: shdwc@fffffe10 { > + compatible = "microchip,sam9x60-shdwc"; > + reg = <0xfffffe10 0x10>; > + clocks = <&clk32k 0>; > + #address-cells = <1>; > + #size-cells = <0>; > + atmel,wakeup-rtc-timer; > + atmel,wakeup-rtt-timer; > + status = "disabled"; > + }; > + > + rtt: rtc@fffffe20 { > + compatible = "microchip,sam9x60-rtt", "atmel,at91sam9260-rtt"; > + reg = <0xfffffe20 0x20>; > + interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&clk32k 0>; > + }; > + > + clk32k: sckc@fffffe50 { > + compatible = "microchip,sam9x60-sckc"; > + reg = <0xfffffe50 0x4>; > + clocks = <&slow_xtal>; > + #clock-cells = <1>; > + }; > + > + gpbr: syscon@fffffe60 { > + compatible = "microchip,sam9x60-gpbr", "atmel,at91sam9260-gpbr", "syscon"; > + reg = <0xfffffe60 0x10>; > + }; > + > + rtc: rtc@fffffea8 { > + compatible = "microchip,sam9x60-rtc"; > + reg = <0xfffffea8 0x100>; > + interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&clk32k 0>; > + }; > + > + watchdog: watchdog@ffffff80 { > + compatible = "microchip,sam9x60-wdt"; > + reg = <0xffffff80 0x24>; > + interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&clk32k 0>; > + status = "disabled"; > + }; > + }; > +}; -- With Best Regards, Dharma B. _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel