From: matthew.gerlach@linux.intel.com
To: Marco Pagani <marpagan@redhat.com>
Cc: basheer.ahmed.muddebihal@intel.com, corbet@lwn.net,
hao.wu@intel.com, linux-doc@vger.kernel.org,
linux-fpga@vger.kernel.org, linux-kernel@vger.kernel.org,
mdf@kernel.org, russell.h.weight@intel.com,
tianfei.zhang@intel.com, trix@redhat.com, yilun.xu@intel.com
Subject: Re: [PATCH v3 2/2] fpga: dfl-pci: Add IDs for Intel N6000, N6001 and C6100 cards
Date: Tue, 12 Jul 2022 12:37:38 -0700 (PDT) [thread overview]
Message-ID: <alpine.DEB.2.22.394.2207121237230.579035@rhweight-WRK1> (raw)
In-Reply-To: <23a5d310-7d5e-a8ee-bd66-b80505e0553e@redhat.com>
On Tue, 12 Jul 2022, Marco Pagani wrote:
> On 2022-07-07 17:05, matthew.gerlach@linux.intel.com wrote:
>> From: Matthew Gerlach <matthew.gerlach@linux.intel.com>
>>
>> Add pci_dev_table entries supporting the Intel N6000, N6001
>> and C6100 cards to the dfl-pci driver.
>>
>> Signed-off-by: Matthew Gerlach <matthew.gerlach@linux.intel.com>
>> Signed-off-by: Tianfei Zhang <tianfei.zhang@intel.com>
>
> Tested-by: Marco Pagani <marpagan@redhat.com>
Thanks for testing.
Matthew
>
>> ---
>> v3: added necessary subdevice ids
>> removed 'drivers: ' from title
>>
>> v2: changed names from INTEL_OFS to INTEL_DFL
>> ---
>> drivers/fpga/dfl-pci.c | 19 +++++++++++++++++++
>> 1 file changed, 19 insertions(+)
>>
>> diff --git a/drivers/fpga/dfl-pci.c b/drivers/fpga/dfl-pci.c
>> index fd1fa55c9113..94eabdf1d2f7 100644
>> --- a/drivers/fpga/dfl-pci.c
>> +++ b/drivers/fpga/dfl-pci.c
>> @@ -77,12 +77,19 @@ static void cci_pci_free_irq(struct pci_dev *pcidev)
>> #define PCIE_DEVICE_ID_INTEL_PAC_D5005 0x0B2B
>> #define PCIE_DEVICE_ID_SILICOM_PAC_N5010 0x1000
>> #define PCIE_DEVICE_ID_SILICOM_PAC_N5011 0x1001
>> +#define PCIE_DEVICE_ID_INTEL_DFL 0xbcce
>>
>> /* VF Device */
>> #define PCIE_DEVICE_ID_VF_INT_5_X 0xBCBF
>> #define PCIE_DEVICE_ID_VF_INT_6_X 0xBCC1
>> #define PCIE_DEVICE_ID_VF_DSC_1_X 0x09C5
>> #define PCIE_DEVICE_ID_INTEL_PAC_D5005_VF 0x0B2C
>> +#define PCIE_DEVICE_ID_INTEL_DFL_VF 0xbccf
>> +
>> +/* PCI Subdevice ID */
>> +#define PCIE_SUBDEVICE_ID_INTEL_N6000 0x1770
>> +#define PCIE_SUBDEVICE_ID_INTEL_N6001 0x1771
>> +#define PCIE_SUBDEVICE_ID_INTEL_C6100 0x17d4
>>
>> static struct pci_device_id cci_pcie_id_tbl[] = {
>> {PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCIE_DEVICE_ID_PF_INT_5_X),},
>> @@ -96,6 +103,18 @@ static struct pci_device_id cci_pcie_id_tbl[] = {
>> {PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCIE_DEVICE_ID_INTEL_PAC_D5005_VF),},
>> {PCI_DEVICE(PCI_VENDOR_ID_SILICOM_DENMARK, PCIE_DEVICE_ID_SILICOM_PAC_N5010),},
>> {PCI_DEVICE(PCI_VENDOR_ID_SILICOM_DENMARK, PCIE_DEVICE_ID_SILICOM_PAC_N5011),},
>> + {PCI_DEVICE_SUB(PCI_VENDOR_ID_INTEL, PCIE_DEVICE_ID_INTEL_DFL,
>> + PCI_VENDOR_ID_INTEL, PCIE_SUBDEVICE_ID_INTEL_N6000),},
>> + {PCI_DEVICE_SUB(PCI_VENDOR_ID_INTEL, PCIE_DEVICE_ID_INTEL_DFL_VF,
>> + PCI_VENDOR_ID_INTEL, PCIE_SUBDEVICE_ID_INTEL_N6000),},
>> + {PCI_DEVICE_SUB(PCI_VENDOR_ID_INTEL, PCIE_DEVICE_ID_INTEL_DFL,
>> + PCI_VENDOR_ID_INTEL, PCIE_SUBDEVICE_ID_INTEL_N6001),},
>> + {PCI_DEVICE_SUB(PCI_VENDOR_ID_INTEL, PCIE_DEVICE_ID_INTEL_DFL_VF,
>> + PCI_VENDOR_ID_INTEL, PCIE_SUBDEVICE_ID_INTEL_N6001),},
>> + {PCI_DEVICE_SUB(PCI_VENDOR_ID_INTEL, PCIE_DEVICE_ID_INTEL_DFL,
>> + PCI_VENDOR_ID_INTEL, PCIE_SUBDEVICE_ID_INTEL_C6100),},
>> + {PCI_DEVICE_SUB(PCI_VENDOR_ID_INTEL, PCIE_DEVICE_ID_INTEL_DFL_VF,
>> + PCI_VENDOR_ID_INTEL, PCIE_SUBDEVICE_ID_INTEL_C6100),},
>> {0,}
>> };
>> MODULE_DEVICE_TABLE(pci, cci_pcie_id_tbl);
>
>
next prev parent reply other threads:[~2022-07-12 19:47 UTC|newest]
Thread overview: 13+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-07-07 15:05 [PATCH v3 0/2] Add PCIE device IDs for Intel DFL cards matthew.gerlach
2022-07-07 15:05 ` [PATCH v3 1/2] Documentation: fpga: dfl: add PCI Identification documentation matthew.gerlach
2022-07-12 17:14 ` Marco Pagani
2022-07-13 22:07 ` Tom Rix
2022-07-18 4:43 ` Wu, Hao
2022-07-18 19:30 ` matthew.gerlach
2022-07-07 15:05 ` [PATCH v3 2/2] fpga: dfl-pci: Add IDs for Intel N6000, N6001 and C6100 cards matthew.gerlach
2022-07-12 15:05 ` Marco Pagani
2022-07-12 19:37 ` matthew.gerlach [this message]
2022-07-13 21:59 ` Tom Rix
2022-07-18 4:27 ` Wu, Hao
2022-07-18 19:27 ` matthew.gerlach
2022-07-14 12:17 Roger Christensen
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=alpine.DEB.2.22.394.2207121237230.579035@rhweight-WRK1 \
--to=matthew.gerlach@linux.intel.com \
--cc=basheer.ahmed.muddebihal@intel.com \
--cc=corbet@lwn.net \
--cc=hao.wu@intel.com \
--cc=linux-doc@vger.kernel.org \
--cc=linux-fpga@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=marpagan@redhat.com \
--cc=mdf@kernel.org \
--cc=russell.h.weight@intel.com \
--cc=tianfei.zhang@intel.com \
--cc=trix@redhat.com \
--cc=yilun.xu@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.